MPC8533EVTARJ Freescale Semiconductor, MPC8533EVTARJ Datasheet - Page 699

no-image

MPC8533EVTARJ

Manufacturer Part Number
MPC8533EVTARJ
Description
MPU POWERQUICC 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8533EVTARJ

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
1.067GHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8533EVTARJ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8533EVTARJA
Manufacturer:
FREESCAL
Quantity:
156
Part Number:
MPC8533EVTARJA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Figure 14-70
must simulate the electric characteristics of his scenario to determine the maximum operating frequency.
14.5.1.4
In case a system contains a memory hierarchy with high speed synchronous memories (SDRAM,
synchronous SRAM) and lower speed asynchronous memories (for example, Flash EPROM and
peripherals) the GPCM-controlled memories should be decoupled by buffers to reduce capacitive loading
on the bus. Those buffers have to be taken into account for the timing calculations.
GPCM address timings.
To calculate address setup timing for a slower peripheral/memory device, several parameters have to be
added: propagation delay for the address latch, propagation delay for the buffer and the address setup for
the actual peripheral. Typical values for the 2 propagation delays are in the order of 3–6 ns, so for a
166-MHz bus frequency, LCS should arrive on the order of 3 bus clocks later.
Freescale Semiconductor
shows an example of such a hierarchy. This section is only a guideline and the board designer
Local Bus Interface
Local Bus Interface
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
GPCM Timings
Figure 14-70. Local Bus Peripheral Hierarchy for Very High Bus Speeds
LAD[0:31]
LAD[0:31]
LA[27:31]
LBCTL
LBCTL
LALE
LALE
Figure 14-71. GPCM Address Timings
Muxed Address/Data
Non-Muxed Address
Latch
Buffered Data
A/D
LE
DIR
A
Latch
Q
B
Buffer
Muxed Address/Data
Non-Muxed Address
Buffered Address
A
DQ
A
MA
Device
Signal
Input
Peripherals
Memories
Slower
and
Peripherals
Memories
Figure 14-71
A
Slower
DQ
SDRAM
and
Local Bus Controller
shows the
14-81

Related parts for MPC8533EVTARJ