DF2367VF33 Renesas Electronics America, DF2367VF33 Datasheet - Page 200

• Manufacturer Part Number: DF2367VF33
• Description: MCU 3V 384K 128-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of DF2367VF33

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 33MHz
• Connectivity: I²C, IrDA, SCI, SmartCard
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 384KB (384K x 8)
• Program Memory Type: FLASH
• Ram Size: 24K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 128-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Other names: HD64F2367VF33; HD64F2367VF33

Section 6 Bus Controller (BSC)
6.3.9
DRACCR is used to set the DRAM interface bus specifications.
Rev.6.00 Mar. 18, 2009 Page 140 of 980
REJ09B0050-0600
Bit
7
6
5
4
3, 2
1
0
Bit Name
DRMI
−
TPC1
TPC0
—
RCD1
RCD0
DRAM Access Control Register (DRACCR)
Initial Value
0
0
0
0
All 0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Idle Cycle Insertion
Reserved
Reserved
Description
An idle cycle can be inserted after a DRAM
access cycle when a continuous normal space
access cycle follows a DRAM access cycle. Idle
cycle insertion conditions, setting of number of
states, etc., comply with settings of bits ICIS2,
ICIS1, ICIS0, and IDLC in BCR register
0: Idle cycle not inserted
1: Idle cycle inserted
Though this bit can be read from or written to,
the write value should always be 0.
Precharge State Control
These bits select the number of states in the
RAS precharge cycle in normal access and
refreshing.
00: 1-state RAS precharge cycle
01: 2-state RAS precharge cycle
10: 3-state RAS precharge cycle
11: 4-state RAS precharge cycle
Though these bits can be read from or written to,
the write value should always be 0.
RAS-CAS Wait Control
These bits select a wait cycle to be inserted
between the RAS assert cycle and CAS assert
cycle. A 1- to 4-state wait cycle can be inserted.
00: Wait cycle not inserted
01: 1-state wait cycle inserted
10: 2-state wait cycle inserted
11: 3-state wait cycle inserted