ep1agx50d Altera Corporation, ep1agx50d Datasheet - Page 97

• Manufacturer Part Number: ep1agx50d
• Description: Arria Gx Device Data Sheet
• Manufacturer: Altera Corporation

Altera Corporation
May 2008
Notes to
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
Clock multiplication and division
Phase shift
Clock switchover
PLL reconfiguration
Reconfigurable bandwidth
Spread spectrum clocking
Programmable duty cycle
Number of internal clock outputs
Number of external clock outputs
Number of feedback clock inputs
Table 2–18. Arria GX PLL Features
For enhanced PLLs, m, n range from 1 to 256 and post-scale counters range from 1 to 512 with 50% duty cycle.
For fast PLLs, m, and post-scale counters range from 1 to 32. The n counter ranges from 1 to 4.
The smallest phase shift is determined by the voltage controlled oscillator (V
For degree increments, Arria GX devices can shift all output frequencies in increments of at least 45. Smaller degree
increments are possible depending on the frequency and divide parameters.
Arria GX fast PLLs only support manual clock switchover.
Fast PLLs can drive to any I/O pin as an external clock. For high-speed differential I/O pins, the device uses a data
channel to generate txclkout.
If the feedback input is used, you will lose one (or two, if f
Every Arria GX device has at least two enhanced PLLs with one single-ended or differential external feedback
input per PLL.
Table
Feature
2–18:
Table 2–18
devices.
Down to 125-ps increments (3),
Three differential/six single-ended
One single-ended or differential
m/(n × post-scale counter)
shows the enhanced PLL and fast PLL features in Arria GX
Enhanced PLL
(7),
v
v
v
v
v
6
(8)
BIN
is differential) external clock output pin.
(1)
(4)
Arria GX Device Handbook, Volume 1
Down to 125-ps increments (3),
C O
m/(n × post-scale counter)
) period divided by 8.
Fast PLL
Arria GX Architecture
v
v
v
v
(6)
4
(5)
(2)
2–89
(4)