ep1agx50d Altera Corporation, ep1agx50d Datasheet - Page 131

no-image

ep1agx50d

Manufacturer Part Number
ep1agx50d
Description
Arria Gx Device Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep1agx50dF1152C4N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152C5N
Manufacturer:
ALTERA
Quantity:
885
Part Number:
ep1agx50dF1152C5N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152C6N
Manufacturer:
ALTERA
Quantity:
246
Part Number:
ep1agx50dF1152C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep1agx50dF1152C6N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152C6N
Manufacturer:
ALTERA
Quantity:
4
Part Number:
ep1agx50dF1152I4N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152I5N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
ep1agx50dF780C6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
ep1agx50dF780C6N
Manufacturer:
ALTERA
Quantity:
852
Altera Corporation
May 2008
Notes to
(1)
(2)
(3)
(4)
(5)
(6)
VCCSEL
(V
VCCSEL
(V
VCCSEL
by V
Arria GX
Table 2–28. Board Design Recommendations for nCEO and nCE Input Buffer Power
Table 2–29. Supported TDO/TDI Voltage Combinations (Part 1 of 2)
nCE Input Buffer Power in
C C I O
C C I O
Device
C C P D
Input buffer is 3.3-V tolerant.
The nCEO output buffer meets V
Input buffer is 2.5-V tolerant.
The nCEO output buffer meets V
Input buffer is 1.8-V tolerant.
An external 250-Ω pull-up resistor is not required, but recommended if signal levels on the
board are not optimal.
Bank 3 = 1.5 V)
Bank 3 = 1.8 V)
I/O Bank 3
Table
low (nCE powered
high
high
= 3.3 V)
Always
V
Buffer Power
2–28:
C C P D
TDI Input
(3.3 V)
Table 2–28
can successfully drive nCE for all power supply combinations.
For JTAG chains, the TDO pin of the first device will be driving the TDI
pin of the second device in the chain. The V
cells (TCK, TMS, TDI, and TRST) is internally hardwired to GND selecting
the 3.3-V/2.5-V input buffer powered by V
the V
settings for TDI on the second device, but that may not be possible
depending on the application.
recommendations to ensure proper JTAG chain operation.
V
V
C C I O
v
C C I O
v
v
(1),
O H
OH
(1),
v
CCIO
= 3.3 V V
= 3.3 V
(MIN) = 2.0 V.
(1)
(MIN) = 2.4 V.
(2)
(2)
of the TDO bank from the first device to match the V
contains board design recommendations to ensure that nCEO
Arria GX nCEO V
Arria GX TDO V
C C I O
V
v
v
C C I O
v
(3),
(3),
v
= 2.5 V
(4)
= 2.5 V
(2)
(4)
(4)
C C I O
CCIO
V
Table 2–29
C C I O
V
C C I O
Voltage Level in I/O Bank 7
Voltage Level in I/O Bank 4
v
v
v
v
= 1.8 V V
(5)
(6)
Arria GX Device Handbook, Volume 1
= 1.8 V V
(3)
contains board design
CCSEL
CCPD
Level shifter
C C I O
Level shifter
required
C C I O
. The ideal case is to have
input on JTAG input I/O
required
v
v
= 1.5 V V
= 1.5 V V
Arria GX Architecture
Level shifter
Level shifter
C C I O
Level shifter
C C I O
required
required
CCSEL
required
v
= 1.2 V
= 1.2 V
2–123

Related parts for ep1agx50d