ep1agx50d Altera Corporation, ep1agx50d Datasheet - Page 60

• Manufacturer Part Number: ep1agx50d
• Description: Arria Gx Device Data Sheet
• Manufacturer: Altera Corporation

Adaptive Logic Modules
2–52
Arria GX Device Handbook, Volume 1
fast horizontal connections to TriMatrix memory and DSP blocks. A
shared arithmetic chain can continue as far as a full column. Similar to
carry chains, shared arithmetic chains are also top- or bottom-half
bypassable. This capability allows the shared arithmetic chain to cascade
through half of the ALMs in a LAB while leaving the other half available
for narrower fan-in functionality. Every other LAB column is top-half
bypassable, while the other LAB columns are bottom-half bypassable.
Refer to
about shared arithmetic chain interconnect.
Register Chain
In addition to the general routing outputs, the ALMs in a LAB have
register chain outputs. Register chain routing allows registers in the same
LAB to be cascaded together. The register chain interconnect allows a
LAB to use LUTs for a single combinational function and the registers to
be used for an unrelated shift register implementation. These resources
speed up connections between ALMs while saving local interconnect
resources (see
advantage of these resources to improve utilization and performance.
Refer to
about register chain interconnect.
“MultiTrack Interconnect” on page 2–54
“MultiTrack Interconnect” on page 2–54
Figure
2–38). The Quartus II Compiler automatically takes
for more information
for more information
Altera Corporation
May 2008