ep1agx50d Altera Corporation, ep1agx50d Datasheet - Page 114

• Manufacturer Part Number: ep1agx50d
• Description: Arria Gx Device Data Sheet
• Manufacturer: Altera Corporation

I/O Structure
Figure 2–71. Control Signal Selection per IOE
Notes to
(1)
2–106
Arria GX Device Handbook, Volume 1
Dedicated I/O
Clock [7..0]
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Control signals ce_in, ce_out, aclr/apreset, sclr/spreset, and oe can be global signals even though their
control selection multiplexers are not directly fed by the ioe_clk[7..0] signals. The ioe_clk signals can drive
the I/O local interconnect, which then drives the control selection multiplexers.
Figure
2–71:
io_oe
io_sclr
io_aclr
io_ce_out
io_ce_in
io_clk
In normal bidirectional operation, you can use the input register for input
data requiring fast setup times. The input register can have its own clock
input and clock enable separate from the OE and output registers. The
output register can be used for data requiring fast clock-to-output
performance. You can use the OE register for fast clock-to-output enable
timing. The OE and output register share the same clock source and the
same clock enable source from the local interconnect in the associated
LAB, dedicated I/O clocks, and the column and row interconnects.
Figure 2–72
shows the IOE in bidirectional configuration.
Note (1)
clk_in
clk_out
ce_in
ce_out
aclr/apreset
Altera Corporation
sclr/spreset
May 2008
oe