ep1agx50d Altera Corporation, ep1agx50d Datasheet - Page 4

no-image

ep1agx50d

Manufacturer Part Number
ep1agx50d
Description
Arria Gx Device Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep1agx50dF1152C4N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152C5N
Manufacturer:
ALTERA
Quantity:
885
Part Number:
ep1agx50dF1152C5N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152C6N
Manufacturer:
ALTERA
Quantity:
246
Part Number:
ep1agx50dF1152C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep1agx50dF1152C6N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152C6N
Manufacturer:
ALTERA
Quantity:
4
Part Number:
ep1agx50dF1152I4N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152I5N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
ep1agx50dF780C6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
ep1agx50dF780C6N
Manufacturer:
ALTERA
Quantity:
852
Arria GX Device Family Overview
1–2
Arria GX Device Handbook, Volume 1
Package
ALMs
Equivalent
LEs
Transceiver
channels
Transceiver
data rate
Table 1–1. Arria GX Device Features (Part 1 of 2)
Feature
780-pin (Flip-
600 Mbps to
EP1AGX20C
3.125 Gbps
484-pin,
21,580
8,632
chip)
C
4
Table 1–1
flip-chip packages.
484-pin
600 Mbps to 3.125
(Flip-
chip)
EP1AGX35C/D
C
4
Main device features:
13,408
33,520
Gbps
TriMatrix memory consisting of three RAM block sizes to
implement true dual-port memory and first-in first-out (FIFO)
buffers with performance up to 380 MHz
Up to 16 global clock networks with up to 32 regional clock
networks per device
High-speed DSP blocks provide dedicated implementation of
multipliers, multiply-accumulate functions, and finite impulse
response (FIR) filters
Up to four enhanced PLLs per device provide spread spectrum,
programmable bandwidth, clock switch-over, and advanced
multiplication and phase shifting
Support for numerous single-ended and differential I/O
standards
High-speed source-synchronous differential I/O support on up
to 47 channels
Support for source-synchronous bus standards, including SPI-4
Phase 2 (POS-PHY Level 4), SFI-4.1, XSBI, UTOPIA IV, NPSI,
and CSIX-L1
Support for high-speed external memory including double data
rate (DDR and DDR2) SDRAM, and single data rate (SDR)
SDRAM
Support for multiple intellectual property megafunctions from
Altera
Program (AMPP
Support for remote configuration updates
lists Arria GX device features for FineLine BGA (FBGA) with
780-pin
(Flip-
chip)
D
8
®
MegaCore
600 Mbps to 3.125
484-pin
(Flip-
chip)
EP1AGX50C/D
C
4
SM
20,064
50,160
Gbps
®
)
functions and Altera Megafunction Partners
1152-pin
780-pin,
(Flip-
chip)
D
8
(Flip-
chip)
484-
pin
600 Mbps to 3.125
C
4
EP1AGX60C/D/E
24,040
60,100
Gbps
(Flip-
chip)
780-
pin
D
8
Altera Corporation
1152-
(Flip-
chip)
pin
12
E
600 Mbps to
EP1AGX90E
3.125 Gbps
May 2008
(Flip-chip)
1152-pin
36,088
90,220
12
E

Related parts for ep1agx50d