ep1agx50d Altera Corporation, ep1agx50d Datasheet - Page 29

• Manufacturer Part Number: ep1agx50d
• Description: Arria Gx Device Data Sheet
• Manufacturer: Altera Corporation

Figure 2–16. Before and After the Channel Aligner
Altera Corporation
May 2008
Lane 3
Lane 3
Lane 2
Lane 1
Lane 0
Lane 1
Figure 2–16
the aligned channels after the channel aligner.
Rate Matcher
In asynchronous systems, the upstream transmitter and local receiver
may be clocked with independent reference clock sources. Frequency
differences in the order of a few hundred PPM can potentially corrupt the
data at the receiver.
The rate matcher compensates for small clock frequency differences
between the upstream transmitter and the local receiver clocks by
inserting or removing skip characters from the inter packet gap (IPG) or
idle streams. It inserts a skip character if the local receiver is running a
faster clock than the upstream transmitter. It deletes a skip character if the
local receiver is running a slower clock than the upstream transmitter. The
Quartus II software automatically configures the appropriate skip
character as specified in the IEEE 802.3 for GIGE mode and PCI-Express
Base Specification for PCI Express (PIPE) mode. The rate matcher is
bypassed in Serial RapidIO and must be implemented in the PLD logic
array or external circuits depending on your system design.
Lane 0
Lane 2
K
K
K
K
K
K
K
K
K
K
K
shows misaligned channels before the channel aligner and
K
K
K
R
R
R
R
R
K
R
K
A
A
A
A
A
R
A
R
K
K
K
K
K
A
K
A
R
R
R
R
R
K
R
K
R
R
R
R
R
R
R
R
K
K
K
K
K
Arria GX Device Handbook, Volume 1
R
K
R
K
K
K
K
K
K
K
K
R
R
R
R
R
K
R
K
K
K
K
K
K
R
Arria GX Architecture
K
R
R
R
R
R
R
K
R
K
R
R
2–21