ep1agx50d Altera Corporation, ep1agx50d Datasheet - Page 195

no-image

ep1agx50d

Manufacturer Part Number
ep1agx50d
Description
Arria Gx Device Data Sheet
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep1agx50dF1152C4N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152C5N
Manufacturer:
ALTERA
Quantity:
885
Part Number:
ep1agx50dF1152C5N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152C6N
Manufacturer:
ALTERA
Quantity:
246
Part Number:
ep1agx50dF1152C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
ep1agx50dF1152C6N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152C6N
Manufacturer:
ALTERA
Quantity:
4
Part Number:
ep1agx50dF1152I4N
Manufacturer:
ALTERA
0
Part Number:
ep1agx50dF1152I5N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
ep1agx50dF780C6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
ep1agx50dF780C6N
Manufacturer:
ALTERA
Quantity:
852
Altera Corporation
May 2008
Notes to
(1)
(2)
(3)
(4)
(5)
(6)
1.8-V HSTL Class II
1.5-V HSTL Class I
1.5-V HSTL Class II
1.2-V HSTL with OCT
Differential SSTL-2 Class I
Differential SSTL-2 Class II
Differential SSTL-18 Class I
Differential SSTL-18 Class II
1.5-V differential HSTL Class I
1.5-V differential HSTL Class II
1.8-V differential HSTL Class I
1.8-V differential HSTL Class II
LVDS
LVPECL
Clock skew adder
EP1AGX20/35
Clock skew adder
EP1AGX50/60
Table 4–45. Timing Measurement Methodology for Input Pins
Table 4–46. Clock Network Specifications (Part 1 of 2)
Input buffer sees no load at buffer input.
Input measuring point at buffer input is 0.5 V
Output measuring point is 0.5 V
Input edge rate is 1 V/ns.
Less than 50-mV ripple on V
V
CCPD
Table
Name
= 2.97 V, less than 50-mV ripple on V
I/O Standard
4–45:
(1)
(1)
Inter-clock network, same side
Inter-clock network, entire chip
Inter-clock network, same side
Inter-clock network, entire chip
Clock Network Skew Adders
The Quartus II software models skew within dedicated clock networks
such as global and regional clocks. Therefore, the intra-clock network
skew adder is not specified.
any two clock networks driving registers in the I/O element (IOE).
CCIO
CC
and V
at internal node.
Description
CCPD
V
CCIO
, V
CCIO
1.660
1.375
1.375
1.140
2.325
2.325
1.660
1.660
1.375
1.375
1.660
1.660
2.325
3.135
CCIO
CCINT
and V
(V)
.
Measurement Conditions
= 1.15 V with less than 30-mV ripple.
CCPD
, V
V
Table 4–46
0.830
0.688
0.688
0.570
1.163
1.163
0.830
0.830
0.688
0.688
0.830
0.830
REF
CCINT
(V)
Notes
= 1.15 V.
Min
Arria GX Device Handbook, Volume 1
Edge Rate (ns)
(1), (2), (3),
specifies the clock skew between
DC and Switching Characteristics
1.660
1.375
1.375
1.140
2.325
2.325
1.660
1.660
1.375
1.375
1.660
1.660
0.100
0.100
Typ
(4)
Measurement Point
(Part 2 of 2)
± 100
± 100
Max
± 50
± 50
VMEAS (V)
0.6875
0.6875
1.1625
1.1625
0.6875
0.6875
1.1625
1.5675
0.570
0.83
0.83
0.83
0.83
0.83
Unit
ps
ps
ps
ps
4–41

Related parts for ep1agx50d