HD6412373R RENESAS [Renesas Technology Corp], HD6412373R Datasheet - Page 973

• Manufacturer Part Number: HD6412373R
• Description: Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2300 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

A single divided block is erased by one erasing processing. For block divisions, refer to figure
21.4. To erase two or more blocks, update the erase block number and perform the erasing
processing for each block.
1. Select the on-chip program to be downloaded
2. Set the FEBS parameter necessary for erasure
3. Erasure
4. The return value in the erasing program, FPFR (general register R0L) is determined.
Set the EPVB bit in FECS to 1.
Several programming/erasing programs cannot be selected at one time. If several programs are
set, download is not performed and a download error is reported to the SS bit in the DPFR
parameter.
Specify the start address of a download destination by FTDAR.
The procedures to be carried out after setting FKEY, e.g. download and initialization, are the
same as those in the programming procedure. For details, refer to Programming Procedure in
User Program Mode in section 21.4.2 (2) Programming Procedure in User Program Mode.
The procedures after setting parameters for erasing programs are as follows:
Set the erase block number of the user MAT in the flash erase block select parameter FEBS
(general register ER0). If a value other than an erase block number of the user MAT is set, no
block is erased even though the erasing program is executed, and an error is returned to the
return value parameter FPFR.
Similar to as in programming, there is an entry point of the erasing program in the area from
the start address of a download destination specified by FTDAR + 16 bytes of on-chip RAM.
The subroutine is called and erasing is executed by using the following steps.
MOV.L
JSR
NOP
•
•
•
The general registers other than ER0, ER1 are held in the erasing program.
R0L is a return value of the FPFR parameter.
Since the stack area is used in the erasing program, a stack area of a maximum 128 bytes
must be allocated in RAM
#DLTOP+16,ER2;
@ER2;
Set entry address to ER2
Call erasing routine
Section 21 Flash Memory (0.18-μm F-ZTAT Version)
Rev.7.00 Mar. 18, 2009 page 905 of 1136
REJ09B0109-0700