HD6412373R RENESAS [Renesas Technology Corp], HD6412373R Datasheet - Page 633

no-image

HD6412373R

Manufacturer Part Number
HD6412373R
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2300 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Table 11.17 TIORL_3
Bit 7
IOD3
0
1
Legend: ×: Don’t care
Notes: 1. When bits TPSC2 to TPSC0 in TCR_4 are set to B'000 and φ/1 is used as the TCNT_4
2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer register, this
Bit 6
IOD2
0
1
0
1
count clock, this setting is invalid and input capture is not generated.
setting is invalid and input capture/output compare is not generated.
Bit 5
IOD1
0
1
0
1
0
1
×
Bit 4
IOD0
0
1
0
1
0
1
0
1
0
1
×
×
TGRD_3
Function
Output
compare
register *
Input
capture
register *
2
2
TIOCD3 Pin Function
Output disabled
Initial output is 0 output
0 output at compare match
Initial output is 0 output
1 output at compare match
Initial output is 0 output
Toggle output at compare match
Output disabled
Initial output is 1 output
0 output at compare match
Initial output is 1 output
1 output at compare match
Initial output is 1 output
Toggle output at compare match
Capture input source is TIOCD3 pin
Input capture at rising edge
Capture input source is TIOCD3 pin
Input capture at falling edge
Capture input source is TIOCD3 pin
Input capture at both edges
Capture input source is channel 4/count clock
Input capture at TCNT_4 count-up/count-down *
Rev.7.00 Mar. 18, 2009 page 565 of 1136
Section 11 16-Bit Timer Pulse Unit (TPU)
Description
REJ09B0109-0700
1

Related parts for HD6412373R