HD6412373R RENESAS [Renesas Technology Corp], HD6412373R Datasheet - Page 350

no-image

HD6412373R

Manufacturer Part Number
HD6412373R
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2300 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Section 7 DMA Controller (DMAC)
• DMA control register_1A (DMACR_1A)
• DMA control register_1B (DMACR_1B)
• DMA band control register H (DMABCRH)
• DMA band control register L (DMABCRL)
• DMA write enable register (DMAWER)
• DMA terminal control register (DMATCR)
The functions of MAR, IOAR, ETCR, DMACR, and DMABCR differ according to the transfer
mode (short address mode or full address mode). The transfer mode can be selected by means of
the FAE1 and FAE0 bits in DMABCRH. The register configurations for short address mode and
full address mode of channel 0 are shown in table 7.2.
Table 7.2
FAE0
0
1
Rev.7.00 Mar. 18, 2009 page 282 of 1136
REJ09B0109-0700
Description
Short address mode specified (channels 0A and 0B operate independently)
Full address mode specified (channels 0A and 0B operate in combination as channel 0)
Short Address Mode and Full Address Mode (Channel 0)
MAR_0AH
MAR_0BH
MAR_0AH
MAR_0BH
DMACR_0A
ETCR_0A
ETCR_0B
IOAR_0A
IOAR_0B
ETCR_0A
ETCR_0B
IOAR_0A
IOAR_0B
MAR_0AL
MAR_0BL
MAR_0AL
MAR_0BL
DMACR_0A
DMACR_0B
DMACR_0B
Specifies transfer source/transfer destination address
Specifies transfer destination/transfer source address
Specifies number of transfers
Specifies transfer size, mode, activation source.
Specifies transfer source/transfer destination address
Specifies transfer destination/transfer source address
Specifies number of transfers
Specifies transfer size, mode, activation source.
Specifies transfer source address
Specifies transfer destination address
Not used
Not used
Specifies number of transfers
Specifies number of transfers (used in block transfer
mode only)
Specifies transfer size, mode, activation source, etc.

Related parts for HD6412373R