R5F21162SP#U0 Renesas Electronics America, R5F21162SP#U0 Datasheet - Page 152

• Manufacturer Part Number: R5F21162SP#U0
• Description: IC R8C MCU FLASH 8K 20SSOP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/R8C/Tiny/16r

Specifications of R5F21162SP#U0

• Core Processor: R8C
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, SIO, UART/USART
• Peripherals: LED, POR, Voltage Detect, WDT
• Number Of I /o: 13
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 20-SSOP
• For Use With: R0K521134S000BE - KIT EVAL STARTER FOR R8C/13
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/16 Group, R8C/17 Group
Rev.2.10
REJ09B0169-0210
Figure 14.9
• Transmit Timing When Transfer Data is 8-Bit Long (parity enabled, 1 stop bit)
TI Bit in U0C1
Register
• Transmit Timing When Transfer Data is 9-Bit Long (parity disabled, 2 stop bits)
TI Bit in U0C1
Register
Transfer Clock
TE Bit in U0C1
Register
TXEPT Bit in
U0C0 Register
IR Bit in
S0TIC Register
Transfer Clock
TE Bit in U0C1
Register
TXEPT Bit in
U0C0 Register
IR Bit in
S0RIC Register
TXD0
TXD0
Jan 19, 2006
The above timing diagram applies to the following conditions.
• PRYE bit in U0MR register = 1 (parity enabled)
• TPS bit in U0MR register = 0 (1 stop bit)
• U0IRS bit in UCON register = 1 (an interrupt request is generated when transmit
“1”
“0”
“1”
“0”
“1”
“0”
“1”
“0”
“1”
“0”
“1”
“0”
“1”
“0”
“1”
“0”
The above timing diagram applies to the following conditions.
completes)
• PRYE bit in U0MR register = 0 (parity disabled)
• STPS bit in U0MR register = 1 (2 stop bits)
• U0IRS bit in UCON register = 0 (an interrupt request is generated when
Transmit Timing in UART Mode
Start bit
Start bit
ST
ST
Write data to U0TB register
Write data to U0TB register
D0
D0
Page 137 of 254
D1
D1
TC
TC
D2
D2
transmit buffer is empty)
Set to “0” when interrupt request is acknowledged, or set by program
D3
D3
D4
D4
D5
D5
D6
D6
Transfer from U0TB register to UART0 transmit register
D7
D7
Parity
D8
P
bit
Stop
Transfer from U0TB register to UART0 transmit register
bit
SP
SP SP
Stop
bit
ST
Stop
bit
ST
D0
Set to “0” when interrupt request is acknowledged, or set by program
D0
D1
TC=16 (n + 1) / fj or 16 (n + 1) / fEXT
D1
TC=16 (n + 1) / fj or 16 (n + 1) / fEXT
D2
n: Value set to U0BRG register
fj: Frequency of U0BRG count source (f1, f8 and f32)
fEXT: Frequency of U0BRG count source (external clock)
fj: Frequency of U0BRG count source (f1, f8, f32)
fEXT: Frequency of U0BRG count source (external clock)
n: Setting value to U0BRG register
D2
D3
D3
D4
D4
D5
D5
D6
D6
D7
D7
P
Stop pulsing
because the TE bit is set to 0
D8
SP
SP SP
14. Serial Interface
ST
ST
D0
D0
D1
D1