S912XEP768J5MAGR Freescale Semiconductor, S912XEP768J5MAGR Datasheet - Page 741

no-image

S912XEP768J5MAGR

Manufacturer Part Number
S912XEP768J5MAGR
Description
16-bit Microcontrollers - MCU 16-bit 768K Flash
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S912XEP768J5MAGR

Rohs
yes
Core
HCS12X
Processor Series
MC9S12
Data Bus Width
16 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
768 KB
Data Ram Size
48 KB
On-chip Adc
Yes
Operating Supply Voltage
3.3 V to 5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-144
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S912XEP768J5MAGR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
20.4.3
The SCI uses the standard NRZ mark/space data format. When Infrared is enabled, the SCI uses RZI data
format where zeroes are represented by light pulses and ones remain low. See
Each data character is contained in a frame that includes a start bit, eight or nine data bits, and a stop bit.
Clearing the M bit in SCI control register 1 configures the SCI for 8-bit data characters. A frame with eight
data bits has a total of 10 bits. Setting the M bit configures the SCI for nine-bit data characters. A frame
with nine data bits has a total of 11 bits.
When the SCI is configured for 9-bit data characters, the ninth data bit is the T8 bit in SCI data register
high (SCIDRH). It remains unchanged after transmission and can be used repeatedly without rewriting it.
A frame with nine data bits has a total of 11 bits.
Freescale Semiconductor
Start
Start
Bit
Bit
Data Format
Bit 0
Bit 0
Bit 1
Bit 1
1. The address bit identifies the frame as an address
Bit 2
Bit 2
Start
Start
character. See
Bit
Bit
1
1
1
1
1
1
Table 20-14. Example of 8-Bit Data Formats
Table 20-15. Example of 9-Bit Data Formats
MC9S12XE-Family Reference Manual Rev. 1.25
Bit 3
Bit 3
(Bit M in SCICR1 Clear)
Figure 20-15. SCI Data Formats
(Bit M in SCICR1 Set)
Data
Data
Bits
Bits
8-Bit Data Format
9-Bit Data Format
8
7
7
9
8
8
Bit 4
Bit 4
Section 20.4.6.6, “Receiver
Address
Address
Bit 5
Bit 5
Bits
Bits
1
1
0
0
0
0
(1)
(1)
Bit 6
Bit 6
Parity
Parity
Bits
Bits
Possible
0
1
0
0
1
0
Parity
Chapter 20 Serial Communication Interface (S12SCIV5)
Bit 7
Bit 7
Bit
Wakeup”.
POSSIBLE
PARITY
STOP
Bit 8
Bit
Bit
Stop
Stop
Bit
Bit
1
1
1
1
1
1
STOP
Start
Next
Bit
Bit
Figure 20-15
START
NEXT
Bit
below.
Standard
SCI Data
Infrared
SCI Data
Standard
SCI Data
Infrared
SCI Data
741

Related parts for S912XEP768J5MAGR