S912XEP768J5MAGR Freescale Semiconductor, S912XEP768J5MAGR Datasheet - Page 109

• Manufacturer Part Number: S912XEP768J5MAGR
• Description: 16-bit Microcontrollers - MCU 16-bit 768K Flash
• Manufacturer: Freescale Semiconductor

Specifications of S912XEP768J5MAGR

• Rohs: yes
• Core: HCS12X
• Processor Series: MC9S12
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 768 KB
• Data Ram Size: 48 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 3.3 V to 5 V
• Operating Temperature Range: - 40 C to + 125 C
• Package / Case: LQFP-144
• Mounting Style: SMD/SMT

1. Read: Anytime. In emulation modes, read operations will return the data from the external bus, in all other modes the data source
1. Read: Anytime. In emulation modes, read operations will return the data from the external bus, in all other modes the data source
2.3.5
2.3.6
Freescale Semiconductor
Address 0x0002 (PRR)
Address 0x0003 (PRR)
is depending on the data direction value.
Write: Anytime. In emulation modes, write operations will also be directed to the external bus.
is depending on the data direction value.
Write: Anytime. In emulation modes, write operations will also be directed to the external bus.
DDRA
Field
Field
Reset
Reset
7-0
7-0
PB
W
W
R
R
Port B general purpose input/output data—Data Register
Port B pins 7 through 0 are associated with address outputs ADDR[7:0] respectively in expanded modes. In
emulation modes the address is multiplexed with IVD[7:0]. In normal expanded mode pin 0 is related to the UDS
input.
When not used with the alternative function, these pins can be used as general purpose I/O.
If the associated data direction bits of these pins are set to 1, a read returns the value of the port register, otherwise
the buffered pin input state is read.
Port A Data Direction—
This register controls the data direction of pins 7 through 0.
The external bus function forces the I/O state to be outputs for all associated pins. In this case the data direction bits
will not change.
When operating a pin as a general purpose I/O, the associated data direction bit determines whether it is an input
or output.
1 Associated pin is configured as output.
0 Associated pin is configured as high-impedance input.
DDRA7
DDRB7
Port A Data Direction Register (DDRA)
Port B Data Direction Register (DDRB)
0
0
7
7
DDRA6
DDRB6
0
0
6
6
Figure 2-3. Port A Data Direction Register (DDRA)
Figure 2-4. Port B Data Direction Register (DDRB)
Table 2-5. PORTB Register Field Descriptions
Table 2-6. DDRA Register Field Descriptions
MC9S12XE-Family Reference Manual Rev. 1.25
DDRA5
DDRB5
0
0
5
5
DDRA4
DDRB4
0
0
4
4
Description
Description
DDRA3
DDRB3
3
0
3
0
Chapter 2 Port Integration Module (S12XEPIMV1)
DDRA2
DDRB2
0
0
2
2
Access: User read/write
Access: User read/write
DDRA1
DDRB1
0
0
1
1
DDRA0
DDRB0
0
0
0
0
109
(1)
(1)