S912XEP768J5MAGR Freescale Semiconductor, S912XEP768J5MAGR Datasheet - Page 363

• Manufacturer Part Number: S912XEP768J5MAGR
• Description: 16-bit Microcontrollers - MCU 16-bit 768K Flash
• Manufacturer: Freescale Semiconductor

Specifications of S912XEP768J5MAGR

• Rohs: yes
• Core: HCS12X
• Processor Series: MC9S12
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 768 KB
• Data Ram Size: 48 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 3.3 V to 5 V
• Operating Temperature Range: - 40 C to + 125 C
• Package / Case: LQFP-144
• Mounting Style: SMD/SMT

this register to a channel priority level (non-zero value) selects the corresponding Initial Stack Pointer
Registers XGISP74 or XGISP31 (see
Module Base +0x0005
Read: Anytime
Write: Anytime
10.3.1.5
The XGISP74 register is intended to point to the stack region that is used by XGATE channels of priority
7 to 4. Every time a thread of such priority is started, RISC core register R7 will be initialized with the
content of XGISP74.
Module Base +0x0006
Read: Anytime
Write: Only if XGATE requests are disabled (XGE = 0) and idle (XGCHID = $00))
Freescale Semiconductor
XGISPSEL[1:0]
Reset
Reset
Field
W
R
1-0
W
R
15
0
Register select— Determines whether XGISP74, XGISP31, or XGVBR is mapped to “Module Base +0x0006”.
See
XGATE Initial Stack Pointer for Interrupt Priorities 7 to 4 (XGISP74)
Figure 10-7. XGATE Initial Stack Pointer for Interrupt Priorities 7 to 4 (XGISP74)
0
0
7
14
0
Table
= Unimplemented or Reserved
Figure 10-6. XGATE Initial Stack Pointer Select Register (XGISPSEL)
13
0
10-6.
XGISPSEL[1:0]
= Unimplemented or Reserved
0
0
6
12
0
Table 10-6. XGISP74, XGISP31, XGVBR Mapping
3
2
1
0
MC9S12XE-Family Reference Manual Rev. 1.25
Table 10-5. XGISPSEL Field Descriptions
11
0
Table
0
0
5
10
0
Register Mapped to “Module Base +0x0006“
10-6).
0
9
XGISP74[15:1]
0
0
4
0
8
Description
Reserved
XGISP74
XGISP31
XGVBR
0
7
0
0
3
6
0
0
5
0
0
2
0
4
Chapter 10 XGATE (S12XGATEV3)
0
3
0
1
XGISPSEL[1:0]
0
2
1
0
0
0
0
0
0
363