S912XEP768J5MAGR Freescale Semiconductor, S912XEP768J5MAGR Datasheet - Page 207

• Manufacturer Part Number: S912XEP768J5MAGR
• Description: 16-bit Microcontrollers - MCU 16-bit 768K Flash
• Manufacturer: Freescale Semiconductor

Specifications of S912XEP768J5MAGR

• Rohs: yes
• Core: HCS12X
• Processor Series: MC9S12
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 50 MHz
• Program Memory Size: 768 KB
• Data Ram Size: 48 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 3.3 V to 5 V
• Operating Temperature Range: - 40 C to + 125 C
• Package / Case: LQFP-144
• Mounting Style: SMD/SMT

3.4.2.1.1
Expansion of the CPU Local Address Map
The program page index register in MMC allows accessing up to 4 Mbyte of FLASH or ROM in the global
memory map by using the eight page index bits to page 256 16 Kbyte blocks into the program page
window located from address 0x8000 to address 0xBFFF in the local CPU memory map.
The page value for the program page window is stored in the PPAGE register. The value of the PPAGE
register can be read or written by normal memory accesses as well as by the CALL and RTC instructions
(see
Control registers, vector space and parts of the on-chip memories are located in unpaged portions of the
64-kilobyte local CPU address space.
The starting address of an interrupt service routine must be located in unpaged memory unless the user is
certain that the PPAGE register will be set to the appropriate value when the service routine is called.
However an interrupt service routine can call other routines that are in paged memory. The upper 16-
kilobyte block of the local CPU memory space (0xC000–0xFFFF) is unpaged. It is recommended that all
reset and interrupt vectors point to locations in this area or to the other unpaged sections of the local CPU
memory map.
Table 3-16
PPAGE register value and value of the ROMHM bit in the MMCCTL1 register.
The RAM page index register allows accessing up to 1 Mbyte –2 Kbytes of RAM in the global memory
map by using the eight RPAGE index bits to page 4 Kbyte blocks into the RAM page window located in
the local CPU memory space from address 0x1000 to address 0x1FFF. The EEPROM page index register
EPAGE allows accessing up to 256 Kbytes of EEPROM in the system by using the eight EPAGE index
bits to page 1 Kbyte blocks into the EEPROM page window located in the local CPU memory space from
address 0x0800 to address 0x0BFF.
Freescale Semiconductor
Section 3.5.1, “CALL and RTC
summarizes mapping of the address bus in Flash/External space based on the address, the
Expansion of the Local Address Map
1. The internal or the external bus is accessed based on the size of the memory resources
implemented on-chip. Please refer to
0xC000–0xFFFF
0x4000–0x7FFF
0x8000–0xBFFF
CPU Address
Local
MC9S12XE-Family Reference Manual Rev. 1.25
Table 3-16. Global FLASH/ROM Allocated
ROMHM
Instructions).
N/A
N/A
N/A
0
1
Figure 1-23
External
Access
No
Yes
Yes
No
No
(1)
1
for further details.
0x7F_4000 –0x7F_7FFF
0x7F_C000–0x7F_FFFF
Chapter 3 Memory Mapping Control (S12XMMCV4)
0x40_0000–0x7F_FFFF
0x14_4000–0x14_7FFF
Global Address
207