SAF1761BE/V1,518 NXP Semiconductors, SAF1761BE/V1,518 Datasheet - Page 73

no-image

SAF1761BE/V1,518

Manufacturer Part Number
SAF1761BE/V1,518
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SAF1761BE/V1,518

Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAF1761BE/V1,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
Table 71.
SAF1761_1
Product data sheet
Bit
DW7
63 to 32
DW6
31 to 0
DW5
63 to 32
DW4
31 to 6
5
4 to 0
DW3
63
62
61
60
59
58
57
56 to 55
54 to 51
50 to 47
46 to 32
DW2
Start and complete split for bulk: bit description
Symbol
reserved
reserved
reserved
reserved
J
NextPTDPointer[4:0] SW — writes
A
H
B
X
SC
reserved
DT
Cerr[1:0]
NakCnt[3:0]
reserved
NrBytes
Transferred[14:0]
Access
-
-
-
-
SW — writes
SW — sets
HW — resets
HW — writes
HW — writes
HW — writes
SW — writes
SW — writes 0
HW — updates
-
HW — writes
SW — writes
HW — updates
SW — writes
HW — writes
SW — writes
-
HW — writes
Rev. 01 — 18 November 2009
Value Description
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0 — To increment the PTD pointer.
1 — To enable the next PTD branching.
Next PTD branching assigned by the PTD pointer.
Active: Write the same value as that in V.
Halt: This bit corresponds to the Halt bit of the Status field of
TD.
Babble: This bit corresponds to the Babble Detected bit in the
Status field of iTD, siTD or TD.
1 — When babbling is detected, A and V are set to 0.
Transaction Error: This bit corresponds to the Transaction
Error bit in the status field.
0 — Before scheduling
Start/Complete:
0 — Start split
1 — Complete split
-
Data Toggle: Set the Data Toggle bit to start for the PTD.
Error Counter: This field contains the error count for
asynchronous start and complete split (SS/CS) TD. When an
error has no response or bad response, Cerr[1:0] will be
decremented to zero and then Valid will be set to zero. A NAK
or NYET will reset Cerr[1:0]. For details, refer to
Section 4.12.1.2 of
Specification for Universal Serial Bus Rev.
If retry has insufficient time at the beginning of a new SOF, the
first PTD must be this retry. This can be accomplished if
aperiodic PTD is not advanced.
NAK Counter: The V bit is reset if NakCnt decrements to zero
and RL is a nonzero value. Not applicable to isochronous split
transactions.
-
Number of Bytes Transferred: This field indicates the
number of bytes sent or received for this transaction.
Ref. 2 “Enhanced Host Controller Interface
Hi-Speed USB OTG controller
SAF1761
1.0”.
© NXP B.V. 2009. All rights reserved.
73 of 166

Related parts for SAF1761BE/V1,518