SAF1761BE/V1,518 NXP Semiconductors, SAF1761BE/V1,518 Datasheet - Page 67

• Manufacturer Part Number: SAF1761BE/V1,518
• Manufacturer: NXP Semiconductors

Specifications of SAF1761BE/V1,518

• Lead Free Status / Rohs Status: Compliant

NXP Semiconductors
Table 66.
SAF1761_1
Product data sheet
Bit
DW0
31
30 to 29
28 to 18
17 to 3
2 to 1
0
High-speed isochronous IN and OUT: bit description
Symbol
EndPt[0]
Mult[1:0]
MaxPacket
Length[10:0]
NrBytesTo
Transfer[14:0]
reserved
V
8.5.3 High-speed interrupt IN and OUT
Table 67
Descriptor (pTD).
Access
SW — writes
SW — writes
SW — writes
SW — writes
-
HW — resets
SW — sets
shows the bit allocation of the high-speed interrupt IN and OUT, periodic Transfer
Value
-
-
-
-
-
-
Rev. 01 — 18 November 2009
Description
Endpoint: This is the USB address of the endpoint within the
function.
This field is a multiplier counter used by the host controller as the
number of successive packets the host controller may submit to
the endpoint in the current execution.
For details, refer to Appendix D of
Controller Interface Specification for Universal Serial Bus
Rev.
Maximum Packet Length: This field indicates the maximum
number of bytes that can be sent to or received from the endpoint
in a single data packet. The maximum packet size for an
isochronous transfer is 1024 bytes. The maximum packet size for
the isochronous transfer is also variable at any whole number.
Number of Bytes Transferred: This field indicates the number of
bytes that can be transferred by this data structure. It is used to
indicate the depth of the DATA field (32 kB
-
0 — This bit is deactivated when the entire PTD is executed, or
when a fatal error is encountered.
1 — Software updates to one when there is payload to be sent or
received. The current PTD is active.
1.0”.
…continued
Hi-Speed USB OTG controller
Ref. 2 “Enhanced Host
1 B).
SAF1761
© NXP B.V. 2009. All rights reserved.
67 of 166