ATAVRSB202 Atmel, ATAVRSB202 Datasheet - Page 21

• Manufacturer Part Number: ATAVRSB202
• Description: KIT BATT MGMT FOR ATMEGA32HVB
• Manufacturer: Atmel

Specifications of ATAVRSB202

• Main Purpose: *
• Embedded: *
• Utilized Ic / Part: *
• Primary Attributes: *
• Secondary Attributes: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

8.6.3
8042B–AVR–06/10
EECR – The EEPROM Control Register
• Bits 7:0 – EEDR[7:0]: EEPROM Data
For the EEPROM write operation, the EEDR Register contains the data to be written to the
EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the
EEDR contains the data read out from the EEPROM at the address given by EEAR.
• Bits 7:6 – Reserved
These bits are reserved in the ATmega16HVB/32HVB and will always read as zero.
• Bits 5, 4 – EEPM1 and EEPM0: EEPROM Programming Mode Bits
The EEPROM Programming mode bit setting defines which programming action that will be trig-
gered when writing EEPE. It is possible to program data in one atomic operation (erase the old
value and program the new value) or to split the Erase and Write operations in two different
operations. The Programming times for the different modes are shown in
is set, any write to EEPMn will be ignored. During reset, the EEPMn bits will be reset to 0b00
unless the EEPROM is busy programming.
Table 8-1.
Note:
• Bit 3 – EERIE: EEPROM Ready Interrupt Enable
Writing EERIE to one enables the EEPROM Ready Interrupt if the I bit in SREG is set. Writing
EERIE to zero disables the interrupt. The EEPROM Ready interrupt generates a constant inter-
rupt when EEPE is cleared.
• Bit 2 – EEMPE: EEPROM Master Write Enable
The EEMPE bit determines whether setting EEPE to one causes the EEPROM to be written.
When EEMPE is set, setting EEPE within four clock cycles will write data to the EEPROM at the
selected address If EEMPE is zero, setting EEPE will have no effect. When EEMPE has been
written to one by software, hardware clears the bit to zero after four clock cycles. See the
description of the EEPE bit for an EEPROM write procedure.
• Bit 1 – EEPE: EEPROM Write Enable
The EEPROM Write Enable Signal EEPE is the write strobe to the EEPROM. When address
and data are correctly set up, the EEPE bit must be written to one to write the value into the
Bit
0x1F (0x3F)
Read/Write
Initial Value
EEPM1
0
0
1
1
1. Actual timing depends on frequency of the Calibrated Fast RC Oscillator.
EEPM0
EEPROM Mode Bits
0
1
0
1
R
7
–
0
Typ. Programming Time
R
6
–
0
EEPM1
R/W
3.4 ms
1.8 ms
1.8 ms
X
5
–
EEPM0
R/W
X
4
(1)
EERIE
R/W
ATmega16HVB/32HVB
3
0
Operation
Erase and Write in one operation
(Atomic Operation)
Erase Only
Write Only
Reserved for future use
EEMPE
R/W
2
0
EEPE
R/W
1
X
Table
EERE
8-1. While EEPE
R/W
0
0
EECR
21