cx28500 Mindspeed Technologies, cx28500 Datasheet - Page 157

no-image

cx28500

Manufacturer Part Number
cx28500
Description
Cx28500 Multichannel Synchronous Communications Controller
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cx28500-12
Manufacturer:
FUJ
Quantity:
250
8.3.2.1
Reason:
Effects:
8.3.2.2
Reason:
Effects:
8.3.3
Receive events are informational in nature and require no recovery actions.
8.3.3.1
Reason:
Effects:
8.3.3.2
Reason:
Effects:
28500-DSH-002-C
TDMA reached the end of a buffer by servicing a number of octets equal to the BLEN bit field in the Transmit
Buffer Descriptor. Note that EOB and EOM are not coincident and thus generate two separate events.
TxEOB interrupt (if EOBIEN = 1 in Transmit Buffer Descriptor).
CX28500 continues with normal message processing. If the TDMA does not get more data from shared
memory before the internal channel FIFO becomes empty and the TSLP needs to output another data bit,
TSLP generates an underflow error.
TSLP has transmitted (actually, transferred to the TSIU) the last bit of a data buffer and the Transmit Buffer
Descriptor signified the end of a message with bit field EOM = 1. Note that EOB and EOM are not coincident
and thus generate two separate events.
TxEOM interrupt (if EOMIEN = 1 in
TSLP and TDMA continue normal message processing. If the TDMA does not get more data from shared
memory before the internal channel FIFO becomes empty and the TSLP needs to output another data bit,
TSLP outputs pad fill octets until more data is available.
Transparent mode receive channels have no concept of a “message” boundary. Hence, all received data is
simply written to a shared memory data buffer until that buffer is filled according to the number of octets
specified by the bit field BLEN in the Receive Buffer Descriptor.
EOB Interrupt (if EOBIEN = 1 in Receive Buffer Descriptor).
RDMA and RSLP continue normal processing.
RSLP must force an end of a message due to a receive error condition. Error conditions include Overflow,
COFA, or OOF.
RDMA sets bit field EOM = 1 in Receive Buffer Status Descriptor
(if INHRBSD = 0 in
End Of Buffer [EOB]
End Of Message [EOM]
Receive Events
End Of Buffer [EOB]
End Of Message (EOM)
Section
6.6.5).
Mindspeed Proprietary and Confidential
Mindspeed Technologies
Section
6.7.2).
®
Basic Operations
142

Related parts for cx28500