ibm3206k0424 ETC-unknow, ibm3206k0424 Datasheet - Page 396

no-image

ibm3206k0424

Manufacturer Part Number
ibm3206k0424
Description
Ibm Processor For Network Resources
Manufacturer
ETC-unknow
Datasheet
IBM3206K0424
IBM Processor for Network Resources
13.16: RXQUE Queues Status Register
Indicates the status for all receive queues.
Length
Type
Address
Power On Value
Restrictions
Receive Queues (RXQUE)
Page 396 of 676
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 22 32
Queue 15
63-60
59-56
55-52
51-48
47-44
43-40
39-36
35-32
31-28
27-24
23-20
19-16
15-12
Bit(s)
Queue 7
11-8
7-4
3-0
Statue-nibble for queue 15
Statue-nibble for queue 14
Statue-nibble for queue 13
Statue-nibble for queue 12
Statue-nibble for queue 11
Statue-nibble for queue 10
Statue-nibble for queue 9
Statue-nibble for queue 8
Statue-nibble for queue 7
Statue-nibble for queue 6
Statue-nibble for queue 5
Statue-nibble for queue 4
Statue-nibble for queue 3
Statue-nibble for queue 2
Statue-nibble for queue1
Statue-nibble for queue 0
Queue 14
Queue 6
Name
64 bits
Read only
XXXX 1D40
X’0000000000000000’
This is a read only register
Queue 13
Queue 5
For each 4-bit range, bit encoding is as follows:
3
2
1
0
Reserved
Head valid
Threshold exceeded
Queue Full/Empty
Queue 12
Queue 4
Queue 11
Queue 3
Reserved
This is set when the head is valid for the queue. If this bit is
set, then a deque operation should complete successfully.
This is set when the queue-length register equals or
exceeds the value in the queue-threshold register.
This is set when the queue-length register is equal to the
queue-maximum-length register. When the direction of the
queue is reversed, this bit is set when the queue is empty.
Description
Queue 10
Queue 2
9
8
7
Queue 9
Queue 1
6
5
4
pnr25.chapt05.01
August 14, 2000
3
Preliminary
Queue 8
Queue 0
2
1
0

Related parts for ibm3206k0424