DS3112+W Maxim Integrated Products, DS3112+W Datasheet - Page 7

• Manufacturer Part Number: DS3112+W
• Description: IC MUX T3/E3 3.3V 256-PBGA
• Manufacturer: Maxim Integrated Products

Specifications of DS3112+W

• Controller Type: Framer, Multiplexer
• Interface: Parallel/Serial
• Voltage - Supply: 3.135 V ~ 3.465 V
• Current - Supply: 150mA
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 256-PBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

1 DETAILED DESCRIPTION
The DS3112 TEMPE (T3 E3 MultiPlexEr) device can be used either as a multiplexer or a T3/E3 framer.
When the device is used as a multiplexer, it can be operated in one of three modes:
See
diagrams, the receive section is at the bottom and the transmit section is at the top. The receive path is
defined as incoming T3/E3 data and the transmit path is defined as outgoing T3/E3 data. When the device
is operated solely as a T3 or E3 framer, the multiplexer portion of the device is disabled and the raw
T3/E3 payload will be output at the FRD output and input at the FTD input. See
Figure 1-2
In the receive path, raw T3/E3 data is clocked into the device (either in a bipolar or unipolar fashion) with
the HRCLK at the HRPOS and HRNEG inputs. The data is then framed by the T3/E3 framer and passed
through the two-step demultiplexing process to yield the resultant T1 and E1 data streams, which are
output at the LRCLK and LRDAT outputs. In the transmit path, the reverse occurs. The T1 and E1 data
streams are input to the device at the LTCLK and LTDAT inputs. The device will sample these inputs
and then multiplex the T1 and E1 data streams through a two-step multiplexing process to yield the
resultant T3 or E3 data stream. Then this data stream is passed through the T3/E3 formatter to have the
framing overhead added, and the final data stream to be transmitted is output at the HTPOS and HTNEG
outputs using the HTCLK output.
The DS3112 has been designed to meet all of the latest telecommunications standards. Section
of the applicable standards for the device.
The TEMPE device has a number of advanced features such as:
See Section
•
•
•
•
Figure
M13—Multiplex 28 T1 lines into a T3 data stream
E13—Multiplex 16 E1 lines into an E3 data stream
G.747—Multiplex 21 E1 lines into a T3 data stream
The ability to drop and insert up to two T1 or E1 ports
An on-board HDLC controller with 256-byte buffers
An on-board Bit Error Rate Tester (BERT)
Advanced diagnostics to create and detect many different types of errors
for details.
1-1,
1.2
for a complete list of main features within the device.
Figure
1-2, and
Figure 1-3
for block diagrams of these three modes. In each of the block
7 of 133
Figure 1-1
1.1
lists all
DS3112
and