DS3112+W Maxim Integrated Products, DS3112+W Datasheet - Page 34

• Manufacturer Part Number: DS3112+W
• Description: IC MUX T3/E3 3.3V 256-PBGA
• Manufacturer: Maxim Integrated Products

Specifications of DS3112+W

• Controller Type: Framer, Multiplexer
• Interface: Parallel/Serial
• Voltage - Supply: 3.135 V ~ 3.465 V
• Current - Supply: 150mA
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 256-PBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

4.2 Master Configuration Registers Description
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit #
Name
Default
Note: Bits that are underlined are read-only; all other bits are read-write.
Bit 0: Zero Code Suppression Disable (ZCSD).
Bit 1: T3/E3 Unchannelized Mode Enable (UNCHEN). When this bit is set low, the M13/E13/G.747 multiplexer
is enabled and data at the FTD input is ignored. When this bit is set high, the M13/E13/G.747 multiplexer is
disabled and the LTDAT inputs are ignored. The table below displays which bits are not sampled at the FTD input
when UNCHEN = 1.
Bit 2: T3 C-Bit Parity Mode Enable (CBEN). This bit is only active when the device is T3 mode. When this bit
is set low, C-Bit Parity is defeated and the C Bits are sourced from the M23 Multiplexer Block
bit should not be set low in the T3 unchannelized mode (UNCHEN = 1). When this bit is set high, C-Bit Parity
mode is enabled and the C bits are sourced from the T3 framer block
Bit 3: Automatic One-Second Error Counters Update Defeat (AECU). When this bit is set low, the device will
automatically update the T3/E3 performance error counters on an internally created one-second boundary. The host
will be notified of the update via the setting of the OST status bit in the Master Status Register. In this mode, the
host has a full one second period to retrieve the error information before if will be overwritten with the next update.
When this bit is set high, the device will defeat the automatic one-second update and enable a manual update mode.
In the manual update mode, the device relies on either the Framer Manual Error Counter Update (FRMECU)
hardware input signal or the MECU control bit to update the error counters. The FRMECU hardware input signal
and MECU control bit are logically ORed and hence a zero to one transition on either will initiate an error counter
update to occur. After either the FRMECU signal or MECU bit has toggled, the host must wait at least 100ns
before reading the error counters to allow the device time to complete the update.
T3 M23 (C-Bit Parity
DS3112 MODE
T3 C-Bit Parity
0 = enable the B3ZS and HDB3 encoders/decoders
1 = disable the B3ZS and HDB3 encoders/decoders
0 = enable the M13/E13/G.747 multiplexers and disable the FTD Input
1 = disable the M13/E13/G.747 multiplexers and enable the FTD Input
0 = disable C-Bit Parity mode (also known as the M23 Mode)
1 = enable C-Bit Parity mode
0 = enable the automatic update mode and disable the manual update mode
1 = disable the automatic update mode and enable the manual update mode
Disabled)
E3
FTSOFC
15
—
—
7
0
LOTCMC
14
—
—
6
0
BITS POSITIONS NOT
SAMPLED AT FTD
MC1
Master Configuration Register 1
02h
FAS/Sn/RAI
F/P/M/C/X
UNI
F/P/M/X
13
—
—
5
0
MECU
34 of 133
12
—
—
4
0
AECU
LLTM
11
3
0
0
(Figure 1-1
DENMS
CBEN
10
2
0
0
and
Figure
UNCHEN
LRCCEN
1-3).
1
0
9
0
(Figure
LTCCEN
ZCSD
1-1). This
0
8
0
0
DS3112