DS3112+W Maxim Integrated Products, DS3112+W Datasheet - Page 21

• Manufacturer Part Number: DS3112+W
• Description: IC MUX T3/E3 3.3V 256-PBGA
• Manufacturer: Maxim Integrated Products

Specifications of DS3112+W

• Controller Type: Framer, Multiplexer
• Interface: Parallel/Serial
• Voltage - Supply: 3.135 V ~ 3.465 V
• Current - Supply: 150mA
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 256-PBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

2.3 T3/E3 Receive Framer Signal Description
Signal Name:
Signal Description:
Signal Type:
This signal pulses for one FRCLK period to indicate the T3 or E3 frame boundary
signal can be configured via the FRSOFI control bit in Master Control Register 3 (Section 4.2) to be
either active high (normal mode) or active low (inverted mode).
Signal Name:
Signal Description:
Signal Type:
This signal outputs the clock that is used to pass data through the receive T3/E3 framer. It can be sourced
from either the HRCLK or FTCLK inputs
receive data out of the device at the FRD output. Data can be either updated on a rising edge (normal
mode) or a falling edge (inverted mode). This option is controlled via the FRCLKI control bit in Master
Control Register 3 (Section 4.3).
Signal Name:
Signal Description:
Signal Type:
This signal outputs data from the receive T3/E3 framer. This signal is updated either on the rising edge of
FRCLK (normal mode) or the falling edge of FRCLK (inverted mode). This option is controlled via the
FRCLKI control bit in Master Control Register 3 (Section 4.3). Also, this signal can be internally inverted
if enabled via the FRDI control bit in Master Control Register 3 (Section 4.3).
Signal Name:
Signal Description:
Signal Type:
Via the DENMS control bit in Master Control Register 1, this signal can be configured to either output a
data enable or a gapped clock. In the data enable mode, this signal will go active when payload data is
available at the FRD output and it will go inactive when overhead data is being output at the FRD output.
In the gapped clock mode, this signal will transition for each bit of payload data and will be suppressed
for each bit of overhead data. In the T3 Mode, overhead data is defined as the M Bits, F Bits, C Bits, X
Bits, and P Bits. In the E3 Mode, overhead data is defined as the FAS word, RAI Bit and Sn Bit (i.e., bits
1 to 12). See
control bit in Master Control Register 3 (Section 4.3).
Signal Name:
Signal Description:
Signal Type:
Via the AECU control bit in Master Control Register 1 (Section 4.3), the DS3112 can be configured to
use this asynchronous input to initiate an updating of the internal error counters. A zero to one transition
on this input causes the device to begin loading the internal error counters with the latest error counts.
This signal must be returned low before a subsequent updating of the error counters can occur. The host
must wait at least 100ns before reading the error counters to allow the device time to update the error
counters. This signal is logically ORed with the MECU control bit in Master Control Register 1. If this
signal is not used, then it should be tied low.
Figure 2-1
FRSOF
T3/E3 Receive Framer Start Of Frame Sync Signal
Output
FRCLK
T3/E3 Receive Framer Clock
Output
FRD
T3/E3 Receive Framer Serial Data
Output
FRDEN
T3/E3 Receive Framer Serial Data Enable or Gapped Clock Output
Output
FRMECU
T3/E3 Receive Framer Manual Error Counter Update Strobe
Input
for an example. This signal can be internally inverted if enabled via the FRDENI
(Figure 1-1
21 of 133
and
Figure
1-2). This signal is used to clock the
(Figure
2-1). This
DS3112