EP9302-CQZ Cirrus Logic Inc, EP9302-CQZ Datasheet - Page 607

IC ARM9 SOC PROCESSOR 208LQFP

EP9302-CQZ

Manufacturer Part Number
EP9302-CQZ
Description
IC ARM9 SOC PROCESSOR 208LQFP
Manufacturer
Cirrus Logic Inc
Series
EP9r
Datasheets

Specifications of EP9302-CQZ

Program Memory Type
ROMless
Package / Case
208-LQFP
Core Processor
ARM9
Core Size
16/32-Bit
Speed
200MHz
Connectivity
EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
Peripherals
AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
Number Of I /o
19
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 5x12b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
Data Ram Size
16 bit
Interface Type
USB, USART, SPI
Maximum Clock Frequency
200 MHz
Number Of Programmable I/os
37
Mounting Style
SMD/SMT
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
EDB9302A-Z
Controller Family/series
(ARM9)
No. Of I/o's
19
Ram Memory Size
16MB
Cpu Speed
200MHz
No. Of Timers
4
Embedded Interface Type
AC97, I2S, SPI, UART, USB
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1132 - KIT DEVELOPMENT EP9302 ARM9
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
598-1137

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP9302-CQZ
Manufacturer:
Cirrus
Quantity:
3 295
Part Number:
EP9302-CQZ
Manufacturer:
ALTERA
Quantity:
672
Part Number:
EP9302-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
EP9302-CQZ
Manufacturer:
ALTERA
0
Part Number:
EP9302-CQZ
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
EP9302-CQZ
Quantity:
3 600
Company:
Part Number:
EP9302-CQZ
Quantity:
640
DS785UM1
17.4.2 Functional Description
17.4.2.1 Baud Rate Generation
17.4.2.2 Receive Operation
Following reset, the MIR is disabled. Reset also causes the transmit and receive buffers and
tail register to be flushed (buffers marked as empty). To transmit data in MIR mode, use the
following procedure:
The baud or bit rate is derived by dividing down an 18.423MHz clock. The clock is divided
down by either 1 (BRD=1) or 2 (BRD=0) and then by a fixed value of four, generating the
transmit clock for 1.152Mb/s and 0.576Mb/s data rates, respectively. The receive clock is
generated by the receiver Digital Phase Locked Loop (DPLL). The DPLL uses a sample clock
that is undivided. A sample rate counter (incremented at the sample clock rate) is used to
generate a receive clock at the nominal data rate (sample clock divided by 41 and two-thirds).
The sample rate counter is reset on the detection of each positive-going data transition
(indicating the RZI encoding of a “0”) to ensure that synchronization with the incoming data
stream is maintained.
Once the MIR receiver is enabled it enters hunt mode, searching the incoming data stream
for the flag (01111110b). The flag serves to achieve bit synchronization, denotes the
beginning of a frame and delineates the boundaries of individual bytes of data. The end of the
second flag denotes the beginning of the address byte. Once the flag is found, the receiver is
synchronized to incoming data and hunt mode is exited.
After each bit is decoded, a serial shifter is used to receive the incoming data a byte at a time.
Once the flag is recognized, each subsequent byte of data is decoded and placed within a
two byte temporary buffer. A temporary buffer is used to prevent the CRC from being placed
within the receive buffer. When the temporary buffer is filled, data values are pushed out one
by one to the receive buffer. The first byte of a frame is the address. If receiver address
matching is enabled, the received address is compared to the address programmed in the
address match value field in a control register. If the two values are equal or if the incoming
address contains all ones, all subsequent data bytes including the address byte are stored in
the receive buffer. If the values do not match, the receive logic does not store any data in the
1. Set the EN bits in the IrEnable register to 10b for MIR mode. Do not begin data
2. Before enabling the MIR, the user must first clear any writable or “sticky” status bits that
3. Next, the desired mode of operation is programmed in the control register. Set the TXE
4. Write 1 to 3 bytes to the appropriate IrDataTail register.
5. Once the MIR is enabled, transmission/reception of data can begin on the transmit and
transmission.
are set by writing a one to each bit. (A sticky bit is a readable status bit that may be
cleared by writing a one to its location.) Set the TAB and TFC bits in the MISR register,
then read the MISR register to clear all interrupts.
and RXE bits in the IrCtrl register.
receive pins.
Copyright 2007 Cirrus Logic
EP93xx User’s Guide
17-11
IrDA
17

Related parts for EP9302-CQZ