r5s72060w200fpv Renesas Electronics Corporation., r5s72060w200fpv Datasheet - Page 192

no-image

r5s72060w200fpv

Manufacturer Part Number
r5s72060w200fpv
Description
32-bit Risc Microcomputer Superhtm Risc Engine Family / Sh7200 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72060W200FPV
Manufacturer:
NEC
Quantity:
3 490
Part Number:
R5S72060W200FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
R5S72060W200FPV
0
Section 6 User Break Controller (UBC)
Rev. 2.00 Dec. 09, 2005 Page 168 of 1152
REJ09B0191-0200
Bit
15
14
13
12
11 to 7
6
Bit Name
SCMFC0
SCMFC1
SCMFD0
SCMFD1
PCB1
Initial
Value
0
0
0
0
All 0
0
R/W
R/W
R/W
R/W
R
R/W
R/W
Description
C Bus Cycle Condition Match Flag 0
When the C bus cycle condition in the break conditions
set for channel 0 is satisfied, this flag is set to 1. In
order to clear this flag, write 0 to this bit.
0: The C bus cycle condition for channel 0 does not
1: The C bus cycle condition for channel 0 matches
C Bus Cycle Condition Match Flag 1
When the C bus cycle condition in the break conditions
set for channel 1 is satisfied, this flag is set to 1. In
order to clear this flag, write 0 to this bit.
0: The C bus cycle condition for channel 1 does not
1: The C bus cycle condition for channel 1 matches
I Bus Cycle Condition Match Flag 0
When the I bus cycle condition in the break conditions
set for channel 0 is satisfied, this flag is set to 1. In
order to clear this flag, write 0 to this bit.
0: The I bus cycle condition for channel 0 does not
1: The I bus cycle condition for channel 0 matches
I Bus Cycle Condition Match Flag 1
When the I bus cycle condition in the break conditions
set for channel 1 is satisfied, this flag is set to 1. In
order to clear this flag, write 0 to this bit.
0: The I bus cycle condition for channel 1 does not
1: The I bus cycle condition for channel 1 matches
Reserved
These bits are always read as 0. The write value
should always be 0.
PC Break Select 1
Selects the break timing of the instruction fetch cycle
for channel 1 as before or after instruction execution.
0: PC break of channel 1 is generated before
1: PC break of channel 1 is generated after instruction
match
instruction execution
execution
match
match
match

Related parts for r5s72060w200fpv