AM79C978A AMD [Advanced Micro Devices], AM79C978A Datasheet - Page 87

no-image

AM79C978A

Manufacturer Part Number
AM79C978A
Description
Single-Chip 1/10 Mbps PCI Home Networking Controller
Manufacturer
AMD [Advanced Micro Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM79C978AKC
Manufacturer:
AMD
Quantity:
15
Part Number:
AM79C978AKC
Manufacturer:
AMD
Quantity:
8 000
Part Number:
AM79C978AKC/W
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM79C978AKCW
Manufacturer:
AMD
Quantity:
6 605
Link Change Detect
Link change detect is one of wake-up events defined by
the OnNow specification. Link Change Detect mode is set
when the LCMODE bit (CSR116, bit 8) is set either by
software or loaded through the EEPROM.
When this bit is set, any change in the Link status will
cause the LCDET bit (CSR116, bit 9) to be set. When the
LCDET bit is set, the PME_STATUS bit (PMCSR register,
bit 15) will be set. If either the PME_EN bit (PMCSR, bit 8)
or the PME_EN_OVR bit (CSR116, bit 10) are set, then
the PME will also be asserted.
OnNow Pattern Match Mode
I n t h e O n N o w P a t t e r n M a t c h M o d e , t h e
Am79C978A device compares the incoming pack-
ets with up to eight patterns stored in the Pattern
Match RAM (PMR). The stored patterns can be
Link Change
MPPEN
PG
MPMODE
MPEN
LCMODE
Pattern
Input
BCR47
Pattern Match RAM (PMR)
BCR46
H_RESET
Figure 47. OnNow Functional Diagram
Magic Packet
Link Change
Pattern Match
MPDETECT
BCR45
Am79C978A
S
R
POR
POR
SET
CLR
Q
Q
compared with part or all of incoming packets, de-
pending on the pattern length and the way the PMR
is programmed. When a pattern match has been
detected, then PMAT bit (CSR116, bit 7) is set. The
setting of the PMAT bit causes the PME_STATUS
bit (PMCSR, bit 15) to be set, which in turn will as-
sert the PME pin if the PME_EN bit (PMCSR, bit 8)
is set.
Pattern Match RAM (PMR)
PMR is organized as an array of 64 words by 40
bits as s hown in Figure 48. The PMR is pro-
grammed indirectly through BCRs 45, 46, and 47.
When BCR45 is written and the PMAT_MODE bit
(BCR45, bit 7) is set to 1, Pattern Match logic is
enabled. No bus accesses into the PMR are possi-
ble when the PMAT_MODE bit is set, and BCR46,
BCR47, and all other bits in BCR45 are ignored.
S
R
S
R
S
R
POR
CLR
SET
SET
CLR
SET
CLR
Q
Q
Q
Q
Q
Q
MPMAT
LCDET
PMAT
PME_EN_OVR
LCEVENT
MPMAT
PME_EN
PME Status
POR
R
S
DET
CLR
Q
Q
PME_STATUS
PME
22399A-50
87

Related parts for AM79C978A