isp1583 NXP Semiconductors, isp1583 Datasheet - Page 80

no-image

isp1583

Manufacturer Part Number
isp1583
Description
Hi-speed Universal Serial Bus Peripheral Controller
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1583
Manufacturer:
ST
0
Part Number:
isp1583BS
Manufacturer:
IDT
Quantity:
1 200
Part Number:
isp1583BS
Manufacturer:
PHILPS
Quantity:
1 288
Part Number:
isp1583BS
Quantity:
1 741
Part Number:
isp1583BS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
isp1583BSUM
Manufacturer:
MICRON
Quantity:
2 000
Part Number:
isp1583BSUM
Manufacturer:
ST-ERICS
Quantity:
829
Part Number:
isp1583BSUM
Manufacturer:
ST
0
Part Number:
isp1583BSUM
Manufacturer:
STE
Quantity:
20 000
Part Number:
isp1583ET1TM
Manufacturer:
NXP11
Quantity:
5 000
Part Number:
isp1583ET2VM
Manufacturer:
ST
0
Part Number:
isp1583ETUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
Table 106. PIO mode timing parameters
V
[1]
[2]
[3]
ISP1583_6
Product data sheet
Symbol Parameter
T
t
t
t
t
t
t
t
t
t
t
t
t
su1(min)
w1(min)
w2(min)
su2(min)
h2(min)
su3(min)
h3(min)
d2(max)
h1(min)
su4(min)
su5(min)
w3(max)
CC(I/O)
cy1(min)
T
Minimum timing requirements for T
implementation must lengthen t
data. A device implementation shall support any legal host implementation.
t
If READY/IORDY is LOW at t
must be met for reading (t
d2
cy1
specifies the time after DIOR is negated, when the data bus is no longer driven by the device (3-state).
= 1.65 V to 3.6 V; V
is the total cycle time, consisting of command active time t
read or write cycle time
address to DIOR or DIOW on set-up
time
DIOR or DIOW pulse width
DIOR or DIOW recovery time
data set-up time before DIOW off
data hold time after DIOW off
data set-up time before DIOR on
data hold time after DIOR off
data to 3-state delay after DIOR off
address hold time after DIOR or DIOW
off
READY/IORDY after DIOR or DIOW on
set-up time
read data to READY/IORDY HIGH
set-up time
READY/IORDY LOW pulse width
12.2.1 PIO mode
12.2 DMA timing
Remark: In the following subsections, RW_N/RD_N, DS_N/WR_N, READY/IORDY and
ALE/A0 refer to the ISP1583 pin.
CC(3V3)
su3
su4
does not apply). When READY/IORDY is HIGH at t
w1
, the host waits until READY/IORDY is made HIGH before the PIO cycle is completed. In that case, t
= 3.3 V; V
and/or t
cy1
, t
w1
w2
and t
to ensure that T
GND
w2
must all be met. As T
= 0 V; T
Rev. 06 — 20 August 2007
Conditions
amb
cy1
w1
= 40 C to +85 C.
is equal to or greater than the value reported in the IDENTIFY DEVICE
and command recovery (inactive) time t
cy1(min)
[1]
[1]
[1]
[2]
[3]
[3]
Mode 0 Mode 1 Mode 2 Mode 3 Mode 4 Unit
600
70
165
-
60
30
50
5
30
20
35
0
1250
is greater than the sum of t
su4
, t
su3
383
50
125
-
45
20
35
5
30
15
35
0
1250
Hi-Speed USB Peripheral Controller
must be met for reading (t
240
30
100
-
30
15
20
5
30
10
35
0
1250
w2
w1(min)
, that is, T
180
30
80
70
30
10
20
5
30
10
35
0
1250
© NXP B.V. 2007. All rights reserved.
and t
ISP1583
su5
w2(min)
cy1
does not apply).
120
25
70
25
20
10
20
5
30
10
35
0
1250
= t
w1
, a host
80 of 100
+ t
w2
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
.
su5

Related parts for isp1583