mc68hc912dg128 Freescale Semiconductor, Inc, mc68hc912dg128 Datasheet - Page 104

• Manufacturer Part Number: mc68hc912dg128
• Description: M68hc12 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

Bus Control and Input/Output
PUCR — Pull-Up Control Register
Technical Data
104
RESET:
PUPK
Bit 7
0
PUPJ
6
0
DBENE — DBE or Inverted E Clock on PE7
These bits select pull-up resistors for any pin in the corresponding port
that is currently configured as an input. This register is not in the map in
peripheral mode.
Read and write anytime.
PUPK — Pull-Up Port K Enable
PUPJ — Pull-Up or Pull-Down Port J Enable
Freescale Semiconductor, Inc.
Normal modes: write once. Special modes: write anytime EXCEPT
the first; read anytime.
DBENE controls which signal is output on PE7 when NDBE control bit
is cleared. The inverted E clock output can be used to latch the
address for demultiplexing. It has the same behaviour as the E clock,
except it is inverted. Please note that in the case of idle expansion
bus, the ‘not E clock’ signal could stay high for many cycles.
The DBENE bit has no effect in single chip or peripheral modes and
PE7 is defaulted to the CAL function if the CALE bit is set in the PEAR
register or to an I/O otherwise.
For More Information On This Product,
0 = PE7 pin used for DBE external control of data enable on
1 = PE7 pin used for inverted E clock output in expanded modes
0 = Port K pull-ups are disabled.
1 = Enable pull-up devices for all port K input pins.
0 = Port J resistive loads (pull-ups or pull-downs) are disabled.
1 = Enable resistive load devices (pull-ups or pull-downs) for all
PUPH
5
0
memories in expanded modes when NDBE = 0
when NDBE = 0
port J input pins.
Bus Control and Input/Output
Go to: www.freescale.com
PUPE
4
1
3
0
0
2
0
0
MC68HC912DG128 — Rev 3.0
PUPB
1
0
PUPA
Bit 0
0
MOTOROLA
$000C