HFC-4S Cologne Chip AG, HFC-4S Datasheet - Page 245

• Manufacturer Part Number: HFC-4S
• Description: Isdn HDLC Fifo Controller With 8 (4) Integrated S/t Interfaces
• Manufacturer: Cologne Chip AG

March 2003 (rev. A)
HFC-4S
HFC-8S
R_IRQ_FIFO_BL7
FIFO interrupt register for FIFO block 7
In HDLC mode the end of frame is signaled, while in transparent mode the frequency of
interrupts is set in the bitmap V_TRP_IRQ of the register A_CON_HDLC.
The bit value ’1’ indicates that the corresponding FIFO generated an interrupt. If a bit is
’0’, no interrupt occured in the corresponding FIFO.
Reading this register clears all set bits and the corresponding bit of the register R_IRQ_OVIEW.
0
1
2
3
4
5
6
7
Bits
0
0
0
0
0
0
0
0
Value
Reset
V_IRQ_FIFO28_TX
V_IRQ_FIFO28_RX
V_IRQ_FIFO29_TX
V_IRQ_FIFO29_RX
V_IRQ_FIFO30_TX
V_IRQ_FIFO30_RX
V_IRQ_FIFO31_TX
V_IRQ_FIFO31_RX
Name
General purpose I/O pins
(read only)
Data Sheet
Description
Interrupt occured in transmit FIFO 28
Interrupt occured in receive FIFO 28
Interrupt occured in transmit FIFO 29
Interrupt occured in receive FIFO 29
Interrupt occured in transmit FIFO 30
Interrupt occured in receive FIFO 30
Interrupt occured in transmit FIFO 31
Interrupt occured in receive FIFO 31
Cologne
Chip
245 of 273
0xCF