IPR-HPMCII Altera, IPR-HPMCII Datasheet - Page 74
![IP CORE Renewal Of IP-HPMCII](/photos/24/19/241941/4696148_sml.jpg)
IPR-HPMCII
Manufacturer Part Number
IPR-HPMCII
Description
IP CORE Renewal Of IP-HPMCII
Manufacturer
Altera
Datasheet
1.IP-HPMCII.pdf
(176 pages)
Specifications of IPR-HPMCII
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Arria II GX, HardCopy III, Stratix III, Stratix IV
Core Architecture
FPGA
Core Sub-architecture
Arria, HardCopy, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 74 of 176
- Download datasheet (4Mb)
5–22
Figure 5–11. DDR3 SDRAM Write Datapath in Arria II GX Devices
External Memory Interface Handbook Volume 3
Section II. DDR3 SDRAM Controller with ALTMEMPHY IP User Guide
DQ[n]
Write Datapath
OE
Arria II GX Device
The postamble path is also calibrated to determine the correct clock cycle, clock phase
shift, and delay chain settings. You can see the process in simulation if you choose
Full calibration (long simulation time) mode in the MegaWizard Plug-In Manager.
This topic discusses the write datapath.
Arria II GX Devices
The write datapath logic efficiently transfers data from the HDR memory controller to
DDR3 SDRAM. The write datapath logic consists of:
■
■
■
The memory controller interface outputs 4n-bit wide data (ctl_wdata[4n]) at half-rate
frequency. Figure 5-4 shows that the HDR write data (ctl_wdata[4n]) is clocked by
the half-rate clock phy_clk_1x (ctl_clk) and is converted into SDR, which is
represented by wdp_wdata_h and wdp_wdata_l and clocked by the full-rate clock
write_clk_2x. The DQ IOEs convert 2-n SDR bits to n-DDR bits.
Stratix III and Stratix IV Devices
The memory controller interface outputs four n-bit wide data (ctl_wdata) at
phy_clk_1x frequency. The write data is clocked by the system clock phy_clk_1x at
half-data rate (HDR) and reordered into HDR of width four with n-bits each,
represented in
wdp_wdata0_1x.
DQ and DQ output-enable logic
DQS/DQSn and DQS/DQSn output-enable logic
DM logic
Q
Q
D
D
Figure 5–12
write_clk_2x
wdp_wdata_l
wdp_wdata_h
by wdp_wdata3_1x, wdp_wdata2_1x, wdp_wdata1_1x, and
Write Datapath
Multiplexing
Data
Chapter 5: Functional Description—ALTMEMPHY
December 2010 Altera Corporation
ctl_mem_wdata[4n]
phy_clk_1x
write_clk_2x
Block Description
Related parts for IPR-HPMCII
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
![IPR-XAUIPCS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
![IPR-10GETHERNET](/photos/24/19/241934/4696150_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
![IPR-ASI](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
![IPR-CIC](/photos/24/19/241937/4696151_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
![IPR-CRC](/photos/24/19/241938/4696144_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
![IPR-ED8B10B](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: