IPR-HPMCII Altera, IPR-HPMCII Datasheet - Page 140
IPR-HPMCII
Manufacturer Part Number
IPR-HPMCII
Description
IP CORE Renewal Of IP-HPMCII
Manufacturer
Altera
Datasheet
1.IP-HPMCII.pdf
(176 pages)
Specifications of IPR-HPMCII
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Arria II GX, HardCopy III, Stratix III, Stratix IV
Core Architecture
FPGA
Core Sub-architecture
Arria, HardCopy, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 140 of 176
- Download datasheet (4Mb)
7–24
Table 7–17. Address 0x123 Memory Timing Parameters Register 0
Table 7–18. Address 0x124 Memory Timing Parameters Register 1
Table 7–19. Address 0x125 Memory Timing Parameters Register 2
External Memory Interface Handbook Volume 3
Section II. DDR3 SDRAM Controller with ALTMEMPHY IP User Guide
15:12
23:16
31:24
31:16
23:16
31:24
11:8
15:8
15:0
Bit
3:0
7:4
Bit
3:0
7:4
Bit
t
t
t
t
t
t
t
t
t
Reserved
t
t
Reserved
RCD
RRD
RP
MRD
RAS
RC
WTR
RTP
FAW
REFI
RFC
Name
Name
Name
Default
Default
Default
—
—
—
—
—
—
—
—
—
—
—
0
0
Access
Access
Access
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
—
—
Chapter 7: Functional Description—High-Performance Controller II
The activate to read or write a timing parameter.
The range of legal values is 2-11 cycles.
The activate to activate a timing parameter. The
range of legal values is 2-8 cycles.
The precharge to activate a timing parameter. The
range of legal values is 2-11 cycles.
The mode register load time parameter. This
value is not used by the controller, as the
controller derives the correct value from the
memory type setting.
The activate to precharge a timing parameter. The
range of legal values is 4-29 cycles.
The activate to activate a timing parameter. The
range of legal values is 8-40 cycles.
The write to read a timing parameter. The range
of legal values is 1-10 cycles.
The read to precharge a timing parameter. The
range of legal values is 2-8 cycles.
The four-activate window timing parameter. The
range of legal values is 6-32 cycles.
Reserved for future use.
The refresh interval timing parameter. The range
of legal values is 780-6240 cycles.
The refresh cycle timing parameter. The range of
legal values is 12-88 cycles.
Reserved for future use.
Description
Description
Description
December 2010 Altera Corporation
Register Maps Description
Related parts for IPR-HPMCII
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: