IPR-HPMCII Altera, IPR-HPMCII Datasheet - Page 56
![IP CORE Renewal Of IP-HPMCII](/photos/24/19/241941/4696148_sml.jpg)
IPR-HPMCII
Manufacturer Part Number
IPR-HPMCII
Description
IP CORE Renewal Of IP-HPMCII
Manufacturer
Altera
Datasheet
1.IP-HPMCII.pdf
(176 pages)
Specifications of IPR-HPMCII
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Arria II GX, HardCopy III, Stratix III, Stratix IV
Core Architecture
FPGA
Core Sub-architecture
Arria, HardCopy, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 56 of 176
- Download datasheet (4Mb)
5–4
External Memory Interface Handbook Volume 3
Section II. DDR3 SDRAM Controller with ALTMEMPHY IP User Guide
Figure 5–2
Figure 5–2. Calibration Flow—Without Leveling
Step 1: Memory Device Initialization
This step initializes the memory device according to the DDR3 SDRAM specification.
The initialization procedure includes resetting the memory device, specifying the
mode registers and memory device ODT setting, and initializing the memory device
DLL. Calibration requires overriding some of the user-specified mode register
settings, which are reverted in
Step 2: Write Training Patterns
In this step, a pattern is written to the memory to be read in later calibration stages.
The matched trace lengths to DDR3 SDRAM devices mean that after memory
initialization, write capture functions. The pattern is 0x30F5 and comprises the
following separately written patterns:
■
■
■
All 0: ‘b0000 - DDIO high and low bits held at 0
All 1: ‘b1111 - DDIO high and low bits held at 1
Toggle: ‘b0101 - DDIO high bits held at 0 and DDIO low bits held at 1
shows the calibration flow.
VT Tracking
“Step 7: Prepare for User
Read Resynchronization
Address and Command
Prepare for User Mode
and PHY Initialization
Chapter 5: Functional Description—ALTMEMPHY
Datapath Timing
Memory Device
Read and Write
Write Training
Clock Phase
Clock Cycle
User Mode
Postamble
Patterns
Mode”.
December 2010 Altera Corporation
Block Description
Related parts for IPR-HPMCII
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
![IPR-XAUIPCS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
![IPR-10GETHERNET](/photos/24/19/241934/4696150_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
![IPR-ASI](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
![IPR-CIC](/photos/24/19/241937/4696151_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
![IPR-CRC](/photos/24/19/241938/4696144_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
![IPR-ED8B10B](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: