DF2110BVTE10 Renesas Electronics America, DF2110BVTE10 Datasheet - Page 389

MCU 3V 64K 100-TQFP

DF2110BVTE10

Manufacturer Part Number
DF2110BVTE10
Description
MCU 3V 64K 100-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheet

Specifications of DF2110BVTE10

Core Processor
H8S/2000
Core Size
16-Bit
Speed
10MHz
Connectivity
Host Interface (LPC), I²C, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
82
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Other names
HD64F2110BVTE10
HD64F2110BVTE10

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2110BVTE10V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
14.4.3
This LSI (system side) can forcibly abort transmission from the device connected to it (keyboard
side) in the event of a protocol error, etc. In this case, the system holds the clock low. During
reception, the keyboard also outputs a clock for synchronization, and the clock is monitored when
the keyboard output clock is high. If the clock is low at this time, the keyboard judges that there is
an abort request from the system, and data transmission from the keyboard is aborted. Thus the
system can abort reception by holding the clock low for a certain period. A sample receive abort
processing flowchart is shown in figure 14.7, and the receive abort timing in figure 14.8.
Receive Abort
Disable receive abort
RXCR3 to RXCR0
Read KBCRH
Figure 14.7 (1) Sample Receive Abort Processing Flowchart
Receive state
Read KBCRL
KBF = 0?
requests
B'1001?
Start
Yes
Yes
[3]
No
No
and clear receive counter)
(disable KBBR reception
(receive abort request)
command transmission
To transmit operation
Clear I/O inhibit
Transmit data
(KCLKO = 1)
Processing 1
KCLKO = 0
Set start bit
(KDO = 0)
Retransmit
KBE = 0
(data)?
Yes
[1]
Rev. 2.00 Mar 21, 2006 page 349 of 518
[2]
No
Section 14 Keyboard Buffer Controller
[1] Read KBCRL, and if KBF = 1,
[2] Read KBCRH, and if the value of
[3] If the value of bits RXCR3 to
perform processing 1.
bits RXCR3 to RXCR0 is less than
B'1001, write 0 in KCLKO to abort
reception.
If the value of bits RXCR3 to
RXCR0 is B'1001 or greater, wait
until stop bit reception is
completed, then perform receive
data processing, and proceed to
the next operation.
RXCR0 is B'1001 or greater, the
parity bit is being received. With
the PS2 interface, a receive abort
request following parity bit
reception is disabled. Wait until
stop bit reception is completed,
perform receive data processing
and clear the KBF flag, then
proceed to the next operation.
and clear receive counter)
(disable KBBR reception
(enable KB operation)
To receive operation
Clear I/O inhibit
(KCLKO = 1)
KBE = 0
KBE = 1
REJ09B0299-0200

Related parts for DF2110BVTE10