IPTR-DSPBUILDER Altera, IPTR-DSPBUILDER Datasheet - Page 32
IPTR-DSPBUILDER
Manufacturer Part Number
IPTR-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Specifications of IPTR-DSPBUILDER
Function
DSP Builder
License
Renewal License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 32 of 422
- Download datasheet (6Mb)
2–10
Add the Noise Block
DSP Builder Standard Blockset User Guide
1. Select the Simulink Sources library in the Simulink Library Browser.
2. Drag and drop a Random Number block into your model, positioning it
3. Double-click the Random Number block in your model to display the Block
4. Set the Random Number block parameters
Table 2–7. Parameters for the Random number Block
5. Click OK.
6. Rename the Random Noise block Random Bitstream.
To add the Noise block, follow these steps:
1. Select the IO & Bus library from the Altera DSP Builder Blockset folder in the
2. Drag and drop an Input block into your model, positioning it to the right of the
3. Click the text under the block icon in your model. Rename the block Noise.
4. Double-click the Noise block to display the Block Parameters dialog box.
5. Set the Noise block parameters
Table 2–8. Parameters for the Noise Block
6. Click OK.
7. Draw a connection line from the right side of the Random Bitstream block to
Parameter
Mean
Variance
Initial seed
Sample time
Interpret vector parameters as 1-D
Parameter
Bus Type
Specify Clock
underneath the Sine Wave block.
Parameters dialog box.
Simulink Library Browser.
Random Bitstream block.
1
the left side of the Noise block.
The dialog box options change to display only the relevant options when
you select a new bus type.
Preliminary
(Table
2–8).
Value
0
1
0
25e–9
On
Value
Single Bit
Off
(Table
2–7).
Creating the Amplitude Modulation Model
© June 2010 Altera Corporation
Chapter 2: Getting Started
Related parts for IPTR-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: