IPTR-DSPBUILDER Altera, IPTR-DSPBUILDER Datasheet - Page 227
IPTR-DSPBUILDER
Manufacturer Part Number
IPTR-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Specifications of IPTR-DSPBUILDER
Function
DSP Builder
License
Renewal License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 227 of 422
- Download datasheet (6Mb)
Chapter 2: Arithmetic Library
Integrator
Integrator
Figure 2–11. Integrator Transfer Functions
Table 2–29. Integrator Block Parameters
© June 2010 Altera Corporation
Number of Bits
Depth
Name
The Integrator block is a signed integer integrator with the equation:
Use this block for DSP functions such as CIC filters.
The equation z
implements. This behavior of this transfer function is slightly different from the more
typical 1/(1-z
Figure 2–11
The magnitude response of these two functions is the same although their phase
response is different. For the typical integrator function, 1/(1-z
on the output at time = 0, whereas the output delays by a factor of D for the z
function that the DSP Builder integrator uses.
This behavior effectively registers the output and gives a better F
compared to the typical function where if you chained a row of n integrators together,
it is equivalent to n unregistered adder blocks in a row, and is slow in hardware.
Table 2–28
Table 2–28. Integrator Block Inputs and Outputs
Table 2–29
d
ena
sclr
q
q(n+D) = q(n) + d(n)
where D is the delay parameter.
Signal
>= 1
(Parameterizable)
A positive number
(Parameterizable)
shows the Integrator block inputs and outputs.
shows the Integrator block parameters.
Value
shows the block diagrams for these functions.
-D
-D
).
/(1-z
Input
Input
Input
Output
Direction
-D
) describes the transfer function that the Integrator block
Specify the number of bits.
Specify the depth of the integrator register.
Preliminary
Data input.
Optional clock enable.
Optional synchronous clear.
Result.
Description
Description
DSP Builder Standard Blockset Libraries
-D
), there is an impulse
max
performance
-D
/(1-z
2–19
-D
)
Related parts for IPTR-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: