Z8L180 ZILOG [Zilog, Inc.], Z8L180 Datasheet - Page 11

no-image

Z8L180

Manufacturer Part Number
Z8L180
Description
Z8018x Family MPU
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8L18020FSC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8L18020FSC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8L18020FSG
Manufacturer:
IR
Quantity:
101
Part Number:
Z8L18020FSG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8L18020VSC
Manufacturer:
NXP
Quantity:
1 302
Part Number:
Z8L18020VSC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8L18020VSC00TR
Manufacturer:
Zilog
Quantity:
10 000
xii
Software Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197
Z8018x Family
MPU User Manual
Figure 74. CPU Register Configurations . . . . . . . . . . . . . . . . . . . . . 176
Figure 75. Register Direct — Bit Field Definitions . . . . . . . . . . . . . 181
Figure 76. Register Indirect Addressing . . . . . . . . . . . . . . . . . . . . . . 181
Figure 77. Indexed Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182
Figure 78. Extended Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182
Figure 79. Immediate Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . 183
Figure 80. Relative Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183
Figure 81. AC Timing Diagram 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . 197
Figure 82. AC Timing Diagram 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . 198
Figure 83. CPU Timing (IOC = 0) (I/O Read Cycle,
Figure 84. DMA Control Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . 200
Figure 85. E Clock Timing (Memory R/W Cycle) (I/O R/W Cycle) 201
Figure 86. E Clock Timing (BUS RELEASE Mode, SLEEP Mode, and
Figure 87. E Clock Timing (Minimum Timing Example of PWEL and PWEH)
Figure 88. Timer Output Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202
Figure 89. SLP Execution Cycle Timing Diagram . . . . . . . . . . . . . . 203
Figure 90. CSI/O Receive/Transmit Timing Diagram . . . . . . . . . . . 204
Figure 91. External Clock Rise Time and Fall Time . . . . . . . . . . . . 204
Figure 92.
Figure 93. Test Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
I/O Write Cycle) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199
SYSTEM STOP Mode . . . . . . . . . . . . . . . . . . . . . . . . . . 201
202
(Except EXTAL, RESET) . . . . . . . . . . . . . . . . . . . . . . . . 204
Input Rise Time and Fall Time
UM005001-ZMP0400

Related parts for Z8L180