peb2255 Infineon Technologies Corporation, peb2255 Datasheet - Page 326

no-image

peb2255

Manufacturer Part Number
peb2255
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
peb22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
peb22554HT V1.3
Quantity:
1 078
Part Number:
peb22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
peb22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
peb22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2255H
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
RFS…
ISF…
RMB…
RSC…
CRC6…
PDEN…
RPF…
Data Sheet
The complete message length can be determined reading the RBCH,
RBCL registers, the number of bytes currently stored in RFIFO is
given by RBC4...0. Additional information is available in the RSIS
register.
This is an early receiver interrupt activated after the start of a valid
frame has been detected, i.e. after an address match (in operation
modes providing address recognition), or after the opening flag
(transparent mode 0) is detected, delayed by two bytes. After an RFS
interrupt, the contents of RSIS.3...1 is valid and can be read by the
CPU.
Incorrect Sync Format
The FALC
in BOM mode. Only valid if BOM receiver has been activated.
This bit is set with the beginning of a received multiframe of the
receive line timing.
This interrupt bit is set during each multiframe in which signaling
information on at least one channel changes its value from the
previous multiframe. This interrupt only occurs in the synchronous
state. The registers RS1...6/RS1...12 should be read within the next
3 ms otherwise the contents may be lost.
Receive CRC6 Error
0…
1…
The pulse density violation of the received data stream defined by
ANSI T1. 403 is violated. More than 15 consecutive zeros or less than
N ones in each and every time window of 8 (N+1) data bits (N=23)
are detected. If IPC.SCI is set high this interrupt status bit is activated
with every change of state of FRS1.PDEN.
32 bytes of a frame have arrived in the receive FIFO. The frame is not
yet received completely.
Receive Frame Start
Receive Multiframe Begin
Received Signaling Information Changed
Pulse Density Violation
Receive Pool Full
No CRC6 error occurs.
The CRC6 check of a received multiframe failed.
®
-LH could not detect eight consecutive one’s within 32 bits
326
FALC-LH V1.3
T1/J1 Registers
PEB 2255
2000-07

Related parts for peb2255