peb2255 Infineon Technologies Corporation, peb2255 Datasheet - Page 137

no-image

peb2255

Manufacturer Part Number
peb2255
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
peb22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
peb22554HT V1.3
Quantity:
1 078
Part Number:
peb22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
peb22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
peb22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2255H
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
5.4
5.4.1
Activated with bit FMR1.PMOD = 1.
PCM line bit rate
Single frame length
Framing frequency
Organization
Selection of one of the four permissible framing formats is performed by bits
FMR4.FM1...0. These formats are:
F4
F12
ESF
F72
The operating mode of the FALC
and characteristics, line code, multiframe structure, and signaling scheme.
The FALC
24 (T1, 1.544 Mbit/s) carriers. The internal HDLC-Controller supports all signaling
procedures including signaling frame synchronization/synthesis in all framing formats.
After RESET, the FALC
T1(PCM24) mode. Switching between the framing formats is done via bit FMR4.FM1/0
for the receiver and for the transmitter.
5.4.2
Synchronization status is reported via bit FRS0.LFA (Loss Of Frame Alignment).
Framing errors (pulse frame and multiframe) are counted by the Framing Error Counter
FEC.
Loss of Frame Alignment (FRS0.LFA or opt. FRS0.LMFA) is declared if:
2 out of 4 framing bits or
2 out of 5 framing bits or
2 out of 6 framing bits in F4/12/72 format or
2 out of 6 framing bits per multiframe period in ESF format or
4 consecutive multiframe pattern in ESF format are incorrect.
It depends on the selected multiframe format and optionally on bit FMR2.SSP which
framing bits are observed:
F4:FT bits
F12, F72:SSP = 0: FT bits
Data Sheet
:
:
:
:
®
Framer Operating Modes (T1/J1)
General
General Aspects of Synchronization
-LH implements all of the standard and/or common framing structures PCM
4-frame multiframe
12-frame multiframe (D4)
Extended Superframe (F24)
72-frame multiframe (SLC96)
FRS0.LFA
:
:
:
:
®
-LH must be programmed with FMR1.PMOD = 1 to enable the
1.544 Mbit/s
193 bit, No. 1 … 193
8 kHz
24 time slots, No. 1 … 24
with 8 bits each, No. 1 … 8 and one preceding F bit
FRS0.LFA: FS bits
®
-LH is selected by programming the carrier data rate
137
FRS0.LFA
Functional Description T1/J1
FALC-LH V1.3
PEB 2255
2000-07

Related parts for peb2255