peb2255 Infineon Technologies Corporation, peb2255 Datasheet - Page 202

no-image

peb2255

Manufacturer Part Number
peb2255
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
peb22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
peb22554HT V1.3
Quantity:
1 078
Part Number:
peb22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
peb22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
peb22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2255H
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
EBP…
AXS…
XSIF…
XS13…
Data Sheet
E-Bit Polarity
0…
1…
If automatic transmission of sub-multiframe status is enabled by
setting bit XSP.AXS and the receiver has been lost multiframe
synchronization, the E bit with the programmed polarity is inserted
automatically in S
(under the condition that time slot 0 transparent mode and
transparent S
Automatic Transmission of Submultiframe Status
Only applicable to CRC multiframe.
0…
1…
Transmit Spare Bit For International Use (FAS Word)
First bit in the FAS word. Only significant in doubleframe format. If not
used, this bit should be fixed to ‘1’. If one of the time slot 0 transparent
modes is enabled (bits XSP.TT0, or TSWM.TSIF), bit XSP.XSIF is
ignored.
Transmit Spare Bit (Frame 13, CRC-Multiframe)
First bit in the service word of frame 13 for international use. Only
significant in CRC-multiframe format. If not used, this bit should be
fixed to ‘1’. The information of XSP.XS13 is shifted into internal
transmission buffer with beginning of the next following transmitted
CRC multiframe.
If automatic transmission of submultiframe status is enabled via bit
XSP.AXS, or, if one of the time slot 0 transparent modes XSP.TT0 or
TSWM.TSIS is enabled, bit XSP.XS13 is ignored.
loops). Priority sequence of transparent modes: XSP.TT0 >
TSWM.
In the basic framing or multiframe asynchronous state the E-bit
is cleared.
In the basic framing or multiframe asynchronous state the E-bit
is set.
Normal operation.
Information of submultiframe status bits RSP.SI1 and RSP.SI2
is inserted automatically in S
multiframe (RSP.SI1
frame 15). Contents of XSP.XS13 and XSP.XS15 is ignored. If
one of the time slot 0 transparent modes XSP.TT0 or
TSWM.TSIS is enabled, bit XSP.AXS has no function.
i
bit in service word are both disabled).
i
-bit position of every outgoing CRC multiframe
202
S
i
-bit of frame 13; RSP.SI2
i
-bit positions of the outgoing CRC
FALC-LH V1.3
E1 Registers
PEB 2255
S
2000-07
i
-bit of

Related parts for peb2255