PIC18F4580-I/P Microchip Technology Inc., PIC18F4580-I/P Datasheet - Page 125

no-image

PIC18F4580-I/P

Manufacturer Part Number
PIC18F4580-I/P
Description
40 PIN, 32 KB FLASH, 1536 RAM, 36 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F4580-I/P

A/d Inputs
11-Channel, 10-Bit
Comparators
2
Cpu Speed
10 MIPS
Eeprom Memory
256 Bytes
Input Output
36
Interface
CAN/I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
32K Bytes
Ram Size
1.5K Bytes
Speed
40 MHz
Timers
1-8 bit, 3-16 bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F4580-I/P
Manufacturer:
RENESAS
Quantity:
5 600
Part Number:
PIC18F4580-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F4580-I/PT
Manufacturer:
MICROCHIP
Quantity:
201
Part Number:
PIC18F4580-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F4580-I/PT
Manufacturer:
MICROCHI
Quantity:
20 000
Part Number:
PIC18F4580-I/PT
0
15.0
The CCP (Capture/Compare/PWM) module contains a
16-bit register that can operate as a 16-bit Capture
register, as a 16-bit Compare register or as a PWM
Duty Cycle register.
The operation of the CCP module is identical to that
of the ECCP module (discussed in detail in
Section 16.0 “Enhanced Capture/Compare/PWM
(ECCP) Module”) with two exceptions. The CCP
REGISTER 15-1:
 2004 Microchip Technology Inc.
CAPTURE/COMPARE/PWM
(CCP) MODULES
bit 7-6
bit 5-4
bit 3-0
CCP1CON: CCP1 CONTROL REGISTER
Legend:
R = Readable bit
-n = Value at POR
bit 7
Unimplemented: Read as ‘0’
DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0
Capture mode:
Unused.
Compare mode:
Unused.
PWM mode:
These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The upper eight bits
(DCx9:DCx2) of the duty cycle are found in CCPRxL.
CCPxM3:CCPxM0: CCPx Mode Select bits
0000 = Capture/Compare/PWM off (resets CCPx module)
0001 = Reserved
0010 = Compare mode, toggle output on match (CCPxIF bit is set)
0011 = Capture mode, CAN message received (CCP1 only)
0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
0110 = Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge
1000 = Compare mode, initialize CCP pin low, on compare match force CCP pin high
1001 = Compare mode, initialize CCP pin high, on compare match force CCP pin low
1010 = Compare mode, CCP pin is unaffected
1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP resets TMR1 or TMR3
11xx = PWM mode
U-0
(CCPIF bit is set)
(CCPIF bit is set)
and starts an A/D conversion if the A/D module is enabled)
(CCPIF bit is set)
U-0
DC1B1
R/W-0
W = Writable bit
‘1’ = Bit is set
DC1B0
R/W-0
module has a Capture special event trigger that can be
used as a message received time-stamp for the CAN
module (refer to Section 19.0 “CAN Module” for CAN
operation) which the ECCP module does not. The
ECCP module, on the other hand, has Enhanced PWM
functionality and auto-shutdown capability. Aside from
these, the operation of the module described in this
section is the same as the ECCP.
The control register for the CCP module is shown in
Register 15-1. Table 15-2 (following page) details the
interactions of the CCP and ECCP modules.
CCP1M3
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
R/W-0
CCP1M2
R/W-0
PIC18FXX8
x = Bit is unknown
CCP1M1
R/W-0
DS41159D-page 123
CCP1M0
R/W-0
bit 0

Related parts for PIC18F4580-I/P