ISP1362BDTM STEricsson, ISP1362BDTM Datasheet - Page 100

no-image

ISP1362BDTM

Manufacturer Part Number
ISP1362BDTM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1362BDTM

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
LQFP
Rad Hardened
No
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362BDTM
Manufacturer:
NANYA
Quantity:
1 001
Part Number:
ISP1362BDTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Table 94.
Table 96.
ISP1362_7
Product data sheet
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
15 to 0
Symbol
ATLBufferSize[15:0]
HcINTLCurrentActivePTD register: bit allocation
HcATLBufferSize register: bit description
14.8.7 HcINTLCurrentActivePTD register (R: 1Ah)
14.9.1 HcATLBufferSize register (R/W: 34h/B4h)
14.9.2 HcATLBufferPort register (R/W: 44h/C4h)
14.9 Control and bulk transfer (aperiodic transfer) registers
15
7
-
-
-
-
This register indicates which PTD stored in the INTL buffer is currently active and is
updated by the host controller. The HCD can use it as a buffer pointer to decide which
PTD locations are currently free to fill in new PTDs to the buffer. This indication is to
prevent the HCD from accidentally writing into the currently active PTD buffer location.
Table 94
Code (Hex): 1A — read only
Table 95.
This register allows you to allocate the size of the ATL buffer to be used for aperiodic
transactions. The default value of the buffer size is set to 512 bytes, and the maximum
allowable allocated size is 4096 bytes. The bit description of the register is given in
Table
Code (Hex): 34 — read
Code (Hex): B4 — write
In addition to the HcDirectAddressData register, the ISP1362 provides this register to act
as another data port to access the ATL buffer. The starting address to access the buffer is
always fixed at 0000h. Therefore, random access of the ATL buffer is not allowed. The bit
description of the HcATLBufferPort register is given in
Code (Hex): 44 — read
Code (Hex): C4 — write
Bit
15 to 5
4 to 0
reserved
96.
14
Access
R/W
6
-
-
-
-
shows the bit allocation of the register.
HcINTLCurrentActivePTD register: bit description
Symbol
-
ActivePTD[4:0]
Value
0200h
13
5
-
-
-
-
Rev. 07 — 29 September 2009
Description
The size of the buffer to be used for aperiodic transactions and must
be specified in bytes.
reserved
This 5-bit number represents the PTD that is currently active.
Description
12
R
4
0
-
-
reserved
11
R
3
0
-
-
ActivePTD[4:0]
Table
Single-chip USB OTG controller
10
R
2
0
-
-
97.
© ST-ERICSSON 2009. All rights reserved.
R
9
1
0
-
-
ISP1362
100 of 147
R
8
0
0
-
-

Related parts for ISP1362BDTM