US38024-BAG1 Renesas Electronics America, US38024-BAG1 Datasheet - Page 92

no-image

US38024-BAG1

Manufacturer Part Number
US38024-BAG1
Description
DEV EVALUATION KIT H8/38024
Manufacturer
Renesas Electronics America
Series
H8®r
Type
MCUr
Datasheet

Specifications of US38024-BAG1

Contents
2G (Second-generation) Evaluation Board, HEW debugger support, Cable and CD-ROM
For Use With/related Products
H8/38024
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Section 2 CPU
To avoid this problem, store a copy of the PDR3 data in a work area in memory. Perform the bit
manipulation on the data in the work area, then write this data to PDR3.
[A: Prior to executing BSET]
Input/output Input
Pin state
PCR3
PDR3
RAM0
[B: BSET instruction executed]
[C: After executing BSET]
Input/output Input
Pin state
PCR3
PDR3
RAM0
Rev. 8.00 Mar. 09, 2010 Page 70 of 658
REJ09B0042-0800
MOV. B
MOV. B
MOV. B
BSET
MOV. B
MOV. B
#0
#80,
R0L,
R0L,
@RAM0, R0L
R0L,
P3
Low level High level Low level Low level Low level Low level Low level Low level
0
1
1
P3
Low level High level Low level Low level Low level Low level Low level High level
0
1
1
7
7
,
@RAM0
R0L
@RAM0
@PDR3
@PDR3
P3
Input
0
0
0
P3
Input
0
0
0
6
6
P3
Output
1
0
0
P3
Output
1
0
0
The PDR3 value (H'80) is written to a work area in memory
(RAM0) as well as to PDR3
The BSET instruction is executed designating the PDR3
work area (RAM0).
The work area (RAM0) value is written to PDR3.
5
5
P3
Output
1
0
0
P3
Output
1
0
0
4
4
P3
Output
1
0
0
P3
Output
1
0
0
3
3
P3
Output
1
0
0
P3
Output
1
0
0
2
2
P3
Output
1
0
0
P3
Output
1
0
0
1
1
P3
Output
1
0
0
P3
Output
1
1
1
0
0

Related parts for US38024-BAG1