US38024-BAG1 Renesas Electronics America, US38024-BAG1 Datasheet - Page 678

no-image

US38024-BAG1

Manufacturer Part Number
US38024-BAG1
Description
DEV EVALUATION KIT H8/38024
Manufacturer
Renesas Electronics America
Series
H8®r
Type
MCUr
Datasheet

Specifications of US38024-BAG1

Contents
2G (Second-generation) Evaluation Board, HEW debugger support, Cable and CD-ROM
For Use With/related Products
H8/38024
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Item
B.2 Functions
Appendix F Package
Dimensions
Figure F.1 FP-80A
Package Dimensions
Figure F.2 FP-80B
Package Dimensions
Figure F.3 TFP-80C
Package Dimensions
Rev. 8.00 Mar. 09, 2010 Page 656 of 658
REJ09B0042-0800
Page
566
568
639
640
641
Revision (See Manual for Details)
Figure amended
SCR3—Serial Control Register 3
Figure amended
SSR—Serial Status Register
Figure replaced
Figure replaced
Figure replaced
Bit
Initial value
Read/Write
Bit
Initial value
Read/Write
Transmit End Interrupt Enable
0
1
R/(W) *
TDRE
R/W
Clock Enable
TIE
CKE1
Bit 1
7
0
7
1
Transmit end interrupt request (TEI) disabled
Transmit end interrupt request (TEI) enabled
0
0
1
1
CKE0
Bit 0
0
1
0
1
R/(W) *
RDRF
R/W
RIE
6
0
6
0
Communication Mode
Asynchronous
Synchronous
Asynchronous
Synchronous
Asynchronous
Synchronous
Asynchronous
Synchronous
R/(W) *
OER
R/W
TE
5
0
5
0
R/(W) *
R/W
FER
RE
4
0
4
0
Clock Source
Internal clock
Internal clock
Internal clock
Reserved (Do not specify this combination)
External clock
External clock
Reserved (Do not specify this combination)
Reserved (Do not specify this combination)
Description
R/(W) *
PER
R/W
3
0
3
0
H'AA
H'AC
TEND
TEIE
R/W
R
2
0
2
1
SCK
I/O port
Serial clock output
Clock output
Clock input
Serial clock input
32
Pin Function
CKE1
R/W
R
1
0
1
0
SCI3
SCI3
CKE0
R/W
R/W
0
0
0
0

Related parts for US38024-BAG1