AT91SAM7S256D-AU Atmel, AT91SAM7S256D-AU Datasheet - Page 410

no-image

AT91SAM7S256D-AU

Manufacturer Part Number
AT91SAM7S256D-AU
Description
ARM Microcontrollers - MCU 256K Flash SRAM 64K ARM based MCU
Manufacturer
Atmel
Series
SAM7S256r
Datasheet

Specifications of AT91SAM7S256D-AU

Rohs
yes
Core
ARM
Processor Series
AT91SAM
Data Bus Width
16 bit/32 bit
Maximum Clock Frequency
55 MHz
Program Memory Size
256 KB
Data Ram Size
64 KB
On-chip Adc
Yes
Operating Supply Voltage
3 V to 3.6 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT
Interface Type
2-Wire, I2S, SPI, USART
Length
7 mm

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7S256D-AU
Manufacturer:
ATMEL
Quantity:
101
Part Number:
AT91SAM7S256D-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7S256D-AU-999
Manufacturer:
Atmel
Quantity:
10 000
32.3
32.4
Table 32-1.
32.5
32.5.1
32.5.2
32.5.3
32.6
Pin Name
RF
RK
RD
TF
TK
TD
Application Block Diagram
Figure 32-2. Application Block Diagram
Pin Name List
Product Dependencies
The pins used for interfacing the compliant external devices may be multiplexed with PIO lines.
Before using the SSC receiver, the PIO controller must be configured to dedicate the SSC receiver I/O lines to the
SSC peripheral mode.
Before using the SSC transmitter, the PIO controller must be configured to dedicate the SSC transmitter I/O lines
to the SSC peripheral mode.
The SSC is not continuously clocked. The SSC interface may be clocked through the Power Management Control-
ler (PMC), therefore the programmer must first configure the PMC to enable the SSC clock.
The SSC interface has an interrupt line connected to the Advanced Interrupt Controller (AIC). Handling interrupts
requires programming the AIC before configuring the SSC.
All SSC interrupts can be enabled/disabled configuring the SSC Interrupt mask register. Each pending and
unmasked SSC interrupt will assert the SSC interrupt line. The SSC interrupt service routine can get the interrupt
origin by reading the SSC interrupt status register.
Functional Description
This chapter contains the functional description of the following: SSC Functional Block, Clock Management, Data
format, Start, Transmitter, Receiver and Frame Sync.
I/O Lines
Power Management
Interrupt
I/O Lines Description
Pin Description
Receiver Frame Synchro
Receiver Clock
Receiver Data
Transmitter Frame Synchro
Transmitter Clock
Transmitter Data
Serial AUDIO
OS or RTOS Driver
Codec
Management
Power
Management
Time Slot
SSC
Management
Management
Interrupt
Frame
SAM7S Series [DATASHEET]
Line Interface
Management
Test
6175M–ATARM–26-Oct-12
Input/Output
Input/Output
Input/Output
Input/Output
Output
Type
Input
410

Related parts for AT91SAM7S256D-AU