SAM9X25 Atmel Corporation, SAM9X25 Datasheet - Page 1138

• Manufacturer Part Number: SAM9X25
• Manufacturer: Atmel Corporation

Specifications of SAM9X25

• Flash (kbytes): 0 Kbytes
• Pin Count: 217
• Max. Operating Frequency: 400 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 105
• Ext Interrupts: 105
• Usb Transceiver: 3
• Usb Speed: Hi-Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 3
• Uart: 7
• Can: 2
• Lin: 4
• Ssc: 1
• Ethernet: 2
• Sd / Emmc: 2
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 12
• Adc Resolution (bits): 10
• Adc Speed (ksps): 440
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: NO
• External Bus Interface: 1
• Dram Memory: DDR/LPDDR, SDRAM/LPSDR
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 0.9 to 1.1
• Fpu: No
• Mpu / Mmu: No/Yes
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

30 DDR SDR SDRAM Controller (DDRSDRC) ......................................... 421
31 DMA Controller (DMAC) ....................................................................... 469
32 USB High Speed Port (UHPHS) ........................................................... 527
33 USB High Speed Device Port (UDPHS) .............................................. 533
vi
29.5
29.6
29.7
29.8
29.9
29.10
29.11
29.12
29.13
29.14
29.15
29.16
30.1
30.2
30.3
30.4
30.5
30.6
30.7
31.1
31.2
31.3
31.4
31.5
31.6
31.7
32.1
32.2
32.3
32.4
32.5
SAM9X25
Application Example ......................................................................................377
Product Dependencies ..................................................................................377
External Memory Mapping .............................................................................378
Connection to External Devices ....................................................................378
Standard Read and Write Protocols ..............................................................383
Automatic Wait States ...................................................................................391
Data Float Wait States ...................................................................................395
External Wait .................................................................................................399
Slow Clock Mode ...........................................................................................405
Asynchronous Page Mode ............................................................................408
Programmable IO Delays ..............................................................................411
Static Memory Controller (SMC) User Interface ............................................412
Description .....................................................................................................421
Embedded Characteristics ............................................................................421
DDRSDRC Module Diagram .........................................................................423
Initialization Sequence ...................................................................................424
Functional Description ...................................................................................429
Software Interface/SDRAM Organization, Address Mapping ........................447
DDR SDR SDRAM Controller (DDRSDRC) User Interface ...........................451
Description .....................................................................................................469
Embedded Characteristics ............................................................................469
Block Diagram ...............................................................................................472
Functional Description ...................................................................................473
DMAC Software Requirements .....................................................................500
Write Protection Registers .............................................................................501
DMA Controller (DMAC) User Interface ........................................................502
Description .....................................................................................................527
Embedded Characteristics ............................................................................527
Block Diagram ...............................................................................................528
Product Dependencies ..................................................................................529
Typical Connection ........................................................................................531
11054A–ATARM–27-Jul-11