AT32UC3L0256 Atmel Corporation, AT32UC3L0256 Datasheet - Page 401

no-image

AT32UC3L0256

Manufacturer Part Number
AT32UC3L0256
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT32UC3L0256

Flash (kbytes)
256 Kbytes
Pin Count
48
Max. Operating Frequency
50 MHz
Cpu
32-bit AVR
# Of Touch Channels
17
Hardware Qtouch Acquisition
Yes
Max I/o Pins
36
Ext Interrupts
36
Usb Speed
No
Usb Interface
No
Spi
5
Twi (i2c)
2
Uart
4
Lin
4
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
12
Adc Speed (ksps)
460
Analog Comparators
8
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
16
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.62 to 3.6
Operating Voltage (vcc)
1.62 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
18
Input Capture Channels
12
Pwm Channels
35
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3L0256-AUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3L0256-D3HR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3L0256-H
Manufacturer:
ATMEL
Quantity:
270
Part Number:
AT32UC3L0256-H
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
19.6.8.1
Figure 19-33. Master Node with Peripheral DMA Controller (PDCM=0)
Figure 19-34. Master Node with Peripheral DMA Controller (PDCM=1)
32145A–12/2011
WRITE BUFFER
WRITE BUFFER
IDENTIFIER
CHKTYP
CHKDIS
PARDIS
FSDIS
DATA 0
DATA N
NACT
DLC
DATA 1
DLM
DATA 0
DATA N
|
|
|
|
|
|
|
|
Master Node Configuration
Peripheral DMA
Controller
Peripheral DMA
Controller
The Peripheral DMA Controller Mode bit (LINMR.PDCM) allows the user to select configuration:
When NACT=SUBSCRIBE, the read buffer contains the data.
• PDCM=0: LIN configuration must be written to LINMR, it is not stored in the write buffer.
• PDCM=1: LIN configuration is written by the DMA Controller to THR, and is stored in the
write buffer. Since data transfer size is a byte, the transfer is split into two accesses. The first
writes the NACT, PARDIS, CHKDIS, CHKTYP, DLM and FSDIS bits, while the second writes
the DLC field. If NACT=PUBLISH, the write buffer will also contain the Identifier.
Peripheral
RXRDY
bus
Peripheral
RXRDY
bus
NODE ACTION = PUBLISH
CONTROLLER
NODE ACTION = PUBLISH
USART LIN
CONTROLLER
USART LIN
READ BUFFER
IDENTIFIER
WRITE BUFFER
CHKTYP
PARDIS
CHKDIS
FSDIS
NACT
DATA N
DATA 0
DLM
DLC
READ BUFFER
|
|
|
|
DATA 0
DATA N
|
|
|
|
Peripheral DMA
Peripheral DMA
Controller
AT32UC3L0128/256
Controller
Peripheral
RXRDY
TXRDY
Peripheral
TXRDY
bus
RXRDY
bus
NODE ACTION = SUBSCRIBE
NODE ACTION = SUBSCRIBE
CONTROLLER
CONTROLLER
USART LIN
USART LIN
401

Related parts for AT32UC3L0256