AT32UC3L0256 Atmel Corporation, AT32UC3L0256 Datasheet - Page 392

no-image

AT32UC3L0256

Manufacturer Part Number
AT32UC3L0256
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT32UC3L0256

Flash (kbytes)
256 Kbytes
Pin Count
48
Max. Operating Frequency
50 MHz
Cpu
32-bit AVR
# Of Touch Channels
17
Hardware Qtouch Acquisition
Yes
Max I/o Pins
36
Ext Interrupts
36
Usb Speed
No
Usb Interface
No
Spi
5
Twi (i2c)
2
Uart
4
Lin
4
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
12
Adc Speed (ksps)
460
Analog Comparators
8
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
16
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.62 to 3.6
Operating Voltage (vcc)
1.62 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
18
Input Capture Channels
12
Pwm Channels
35
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3L0256-AUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3L0256-D3HR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3L0256-H
Manufacturer:
ATMEL
Quantity:
270
Part Number:
AT32UC3L0256-H
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
19.6.5.1
19.6.5.2
19.6.5.3
19.6.5.4
19.6.5.5
Figure 19-21. Header Transmission
19.6.5.6
32145A–12/2011
Baud Rate
TXRDY
LINIR
LINIR
Clock
Write
TXD
Modes of operation
Receiver and Transmitter Control
Baud Rate Configuration
Character Transmission and Reception
Header Transmission (Master Node Configuration)
Header Reception (Slave Node Configuration)
ID
13 dominant bits (at 0)
customizable response data lengths, and requires minimal CPU resources. Writing 0xA (master)
or 0xB (slave) to MR.MODE enables this mode.
Changing LIN mode after initial configuration has to be followed by a transceiver software reset
in order to avoid unpredictable behavior.
See Section “19.6.2” on page 381.
The LIN nodes baud rate is configured in the Baud Rate Generator Register (BRGR),
tion “19.6.1.1” on page 379.
See
All LIN frames start with a header sent by the master. As soon as the identifier has been written
to the Identifier Character field in the LIN Identifier Register (LINIR.IDCHR), TXRDY is cleared
and the header is sent. The header consists of a Break, Sync, and Identifier field. TXRDY is set
when the identifier has been transferred into the transmitters shift register.
The Break field consists of 13 dominant bits, the break, and one recessive bit, the break delim-
iter. The Sync field is the character 0x55. The Identifier field contains the Identifier as written to
IDCHR. The identifier parity bits can be generated automatically (see
The USART stays idle until it detects a break field, consisting of at least 11 consecutive domi-
nant bits (zeroes) on the bus. A received break will set the Lin Break bit (CSR.LINBK). The Sync
field is used to synchronize the baud rate (see
Identifier bit (CSR.LINID) is set when the Identifier has been received. The Identifier parity bits
can be automatically checked (see
and LINID.
Break Field
”Transmitter Operations” on page
1 recessive bit
Delimiter
Break
(at 1)
Start
Bit
1
Section
0
Synch Byte = 0x55
382, and
1
0
19.6.5.8). Writing a one to RSTSTA will clear LINBK
1
Section
0
”Receiver Operations” on page
1
0
19.6.5.7). IDCHR is updated and the LIN
Stop
Bit
AT32UC3L0128/256
Start
Bit
ID0 ID1 ID2 ID3 ID4 ID5 ID6 ID7
Section
19.6.5.8).
384.
Stop
See Sec-
Bit
392

Related parts for AT32UC3L0256