MMCCMB2107 Freescale, MMCCMB2107 Datasheet - Page 391
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MMCCMB2107
Manufacturer Part Number
MMCCMB2107
Description
Manufacturer
Freescale
Datasheet
1.MMCCMB2107.pdf
(618 pages)
Specifications of MMCCMB2107
Lead Free Status / RoHS Status
Not Compliant
- Current page: 391 of 618
- Download datasheet (8Mb)
MMC2107 – Rev. 2.0
MOTOROLA
Legend:
BEGIN TRANSMISSION
CHANGE OUTPUT
CHANGE OUTPUT
t
t
t
t
SS PIN OUTPUT
MSB FIRST (LSBFE = 0):
LSB FIRST (LSBFE = 1):
SCK (CPOL = 0)
SCK (CPOL = 1)
L
T
I
L
SAMPLE INPUT
MASTER ONLY
, t
SLAVE SS PIN
= Minimum idling time between transmissions (minimum SS high time)
= Minimum leading time before the first SCK edge
= Minimum trailing time after the last SCK edge
T
MOSI/MISO
, and t
MOSI PIN
MISO PIN
NOTE:
I
are guaranteed for master mode and required for slave mode.
t
Figure 17-12. SPI Clock Format 0 (CPHA = 0)
When CPHA = 0, the slave SS pin must be negated and reasserted
between bytes.
Clock skew between the master and slave can cause data to be lost
when:
L
MSB
LSB
•
•
•
•
Freescale Semiconductor, Inc.
For More Information On This Product,
CPHA = 0, and,
The baud rate is the SPI clock divided by two, and
The master SCK frequency is half the slave SPI clock frequency,
and
Software writes to the slave SPIDR just before the synchronized
SS signal goes low.
Serial Peripheral Interface Module (SPI)
Bit 6
Bit 1
Go to: www.freescale.com
Bit 5
Bit 2
Bit 4
Bit 3
Bit 3
Bit 4
Bit 2
Bit 5
END TRANSMISSION
Serial Peripheral Interface Module (SPI)
Bit 1
Bit 6
MSB
LSB
Functional Description
MINIMUM 1/2 SCK
t
T
FOR t
t
I
Technical Data
T
, t
L
t
, t
L
l
391